数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC3370 数据表(PDF) 35 Page - Linear Technology

部件名 LTC3370
功能描述  60V Low IQ Buck Controller Plus 4-Channel 8A Configurable Buck DC/DCs
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC3370 数据表(HTML) 35 Page - Linear Technology

Back Button LTC3370 Datasheet HTML 31Page - Linear Technology LTC3370 Datasheet HTML 32Page - Linear Technology LTC3370 Datasheet HTML 33Page - Linear Technology LTC3370 Datasheet HTML 34Page - Linear Technology LTC3370 Datasheet HTML 35Page - Linear Technology LTC3370 Datasheet HTML 36Page - Linear Technology LTC3370 Datasheet HTML 37Page - Linear Technology LTC3370 Datasheet HTML 38Page - Linear Technology LTC3370 Datasheet HTML 39Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 44 page
background image
LTC3372
35
Rev. A
For more information www.analog.com
APPLICATIONS INFORMATION
Efficiency can be increased by combining more power
stages than are required to meet output current require-
ments. Conduction loss will decrease by adding power
stages. The overall efficiency will improve provided the
switching loss of the added power stage does not exceed
the reduction in conduction loss. For example, a buck
running at 900mA load may have a higher efficiency when
two power stages are combined to make a 2A buck. In this
example, the 900mA load is closer to the peak efficiency
power of the 2A buck this it is for a 1A buck. In addition
toefficiencyconcerns,combiningadditionalpowerstages
provides increased margin and transient capability. It is
therefore a good idea to explore combining any unused
power stages with active bucks in any given application.
Otherwise, any unused buck regulator should have it’s
FB and EN pins tied to ground. The VIN pin may be tied to
ground and the SW pin can float.
PRINTED CIRCUIT BOARD PCB LAYOUT
CONSIDERATIONS
PCB Layout Considerations for HV Regulator
1. The path formed by the top N-channel MOSFET, the
bottom N-channel MOSFET, and the CINTVCC capacitor
should have short leads and (PCB) trace lengths. The
output capacitor (–) terminals should be connected
as close as possible to the (–) terminals of the input
capacitor by placing the capacitor and kept away from
the loop described above.
For proper operation of the gate drivers, the BG and
TG traces should maintain low impedance. The length
of the BG and TG traces should be 1.0” or less and
the number of via should be kept minimum.
2. Kelvin connect the VOUT/EXTVCC pin directly to the (+)
terminal of COUT, or where the regulation needs to be.
The connection should not be along the high current
input feeds from the input capacitor(s).
3. Route the SENSEand SENSE+ signals together with
minimum PCB trace spacing. The filter capacitor
between SENSE+ and SENSEshould be as close as
possible to the IC. Ensure accurate current sensing
with Kelvin connections at the current sense resistor.
Don’t connect the current sensing leads backwards!
The output voltage may still be maintained but the
current mode control will not be realized.
4. Place the INTVCC decoupling capacitor close to the
IC, between the INTVCC pin and power ground plane.
This capacitor carries the MOSFET drivers’ current
peaks. A ceramic capacitor placed immediately next
to the INTVCCpincanhelpimprovenoiseperformance
substantially.
5. Kelvin connect the return of the ITH network to an iso-
lated shape (ground copper “island”) tied to the GND
pad of the IC (refer to the ground copper “island(s)”
discussed in the Ground Planes section).
6. Keep the SW, TG, and BOOST nodes away from sensi-
tive control signals (ITH, SENSE+, SENSE, RT, etc.).
These nodes have very large and fast moving signals
and therefore should be kept on the output side of the
HV regulator and occupy minimum PCB trace area.
Debugging HV Buck Controller on PCB
1. Probe and synchronize the oscilloscope to the switch-
ing nodes (SW, SWA-H pins). It is helpful to use an
oscilloscope current probe to monitor the currents in
the inductors.
2. Check for proper performance over the operating volt-
age and current range expected in the application. The
frequency of operation should be maintained over the
input voltage range down to near dropout and until the
peak of inductor current drops below the low current
operation threshold—typically 25% of the maximum
designed current level in Burst Mode operation.
In pulse-skipping mode, the frequency should main-
tain at even lower peak inductor current compared to
Burst Mode until a pulse is skipped to maintain the
regulation. The frequency in forced continuous mode
should not change with load current.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com