数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

TDA7786 数据表(PDF) 20 Page - STMicroelectronics

部件名 TDA7786
功能描述  ELITE automotive tuners for AM/FM car-radio
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TDA7786 数据表(HTML) 20 Page - STMicroelectronics

Back Button TDA7786 Datasheet HTML 16Page - STMicroelectronics TDA7786 Datasheet HTML 17Page - STMicroelectronics TDA7786 Datasheet HTML 18Page - STMicroelectronics TDA7786 Datasheet HTML 19Page - STMicroelectronics TDA7786 Datasheet HTML 20Page - STMicroelectronics TDA7786 Datasheet HTML 21Page - STMicroelectronics TDA7786 Datasheet HTML 22Page - STMicroelectronics TDA7786 Datasheet HTML 23Page - STMicroelectronics TDA7786 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 54 page
background image
Function description
TDA7786, TDA7786M
20/54
DocID026122 Rev 5
Figure 8. I2S interface timing (transmitter)
Note:
The polarity of the signals and the data shift direction can be selected by configuration bits.
The audio SAI can be configured via software to be operating either in master or in slave
mode. The frame length is selectable as 16/32 bits per word, with 16/24 valid bits. Figure 9
shows the default setting of SAI for the 16-bit mode. Different settings of clock polarity, word
clock polarity, transmission mode (I2S mode) and data direction (either MSB or LSB first
transmission) are possible, and they can be changed through software. Supported
configurations are shown in Figure 10. Timing information for the protocols is detailed in
Figure 10.
Table 7. I2S interface timing (receiver)
Symbol
Parameter
Condition
Min.
Typ. Max. Unit
tCLK
Minimum Clock Cycle (CLK)
-
50
-
-
ns
tCLKH
Minimum bit clock high time
-
25
-
-
ns
tCLKL
Minimum bit clock low time
-
25
-
-
ns
tWSS
Word-select setup time
slave mode
5
-
-
ns
tWSH
Word-select hold time
slave mode
3
-
-
ns
tWSD
Word-select delay
master mode
4
-
-
ns
tDS
Data setup time
-
5
-
-
ns
tDH
Data_hold time
-
5
-
-
ns
Table 8. I2S interface timing (transmitter)
Symbol
Parameter
Condition
Min.
Typ. Max. Unit
tCLK
Minimum Clock Cycle (CLK)
-
50
-
-
ns
tCLKH Minimum bit clock high time
-
25
-
-
ns
tCLKL
Minimum bit clock low time
-
25
-
-
ns
tWSS
Word-select setup time
slave mode
5
-
-
ns
tWSH
Word-select hold time
slave mode
5
-
-
ns
tWSD
Word-select delay
master mode
5
-
-
ns
tDD
Data delay
-
5
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com