TLV9152SIRUGR datasheet(29/63 Pages) TI

29 / 63 page

TLV9151, TLV9152, TLV9154

www.ti.com

SBOS986B – OCTOBER 2019 – REVISED MAY 2020

Product Folder Links: TLV9151 TLV9152 TLV9154

Submit Documentation Feedback

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits

will be removed from production material. For example, the TLV915x family has a maximum offset voltage of 675

µV at 25°C, and even though this corresponds to about 5 σ (≈1 in 1.7 million units), which is extremely unlikely,

TI assures that any unit with larger offset than 675 µV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of

sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6-σ

value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option

as a wide guardband to design a system around. In this case, the TLV915x family does not have a maximum or

minimum for offset voltage drift, but based on Figure 2 and the typical value of 0.3 µV/°C in the Electrical

Characteristics table, it can be calculated that the 6 σ value for offset voltage drift is about 1.8 µV/°C. When

designing for worst-case system conditions, this value can be used to estimate the worst possible offset across

temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and

unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a

device. This information should be used only to estimate the performance of a device.

7.3.9 Packages With an Exposed Thermal Pad

The TLV915x family is available in packages such as the WSON-8 (DSG) and WQFN-16 (RTE) which feature an

exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive

compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be

connected to V– or left floating. Attaching the thermal pad to a potential other than V– is not allowed, and

performance of the device is not assured when doing so.

7.3.10 Shutdown

The TLV915xS devices feature one or more shutdown pins (SHDN) that disable the op amp, placing it into a low-

power standby mode. In this mode, the op amp typically consumes about 20 µA. The SHDN pins are active high,

meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic high.

The SHDN pins are referenced to the negative supply rail of the op amp. The threshold of the shutdown feature

lies around 800 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been

included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown

behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage

between V– and V– + 0.4 V. A valid logic high is defined as a voltage between V– + 1.2 V and V– + 20 V. The

shutdown pin circuitry includes a pull-down resistor, which will inherently pull the voltage of the pin to the

negative supply rail if not driven. Thus, to enable the amplifier, the SHDN pins should either be left floating or

driven to a valid logic low. To disable the amplifier, the SHDN pins must be driven to a valid logic high. The

maximum voltage allowed at the SHDN pins is V– + 20 V. Exceeding this voltage level will damage the device.

The SHDN pins are high-impedance CMOS inputs. Channels of single and dual op amp packages are

independently controlled, and channels of quad op amp packages are controlled in pairs. For battery-operated

applications, this feature may be used to greatly reduce the average current and extend battery life. The typical

enable time out of shutdown is 30 µs; disable time is 3 µs. When disabled, the output assumes a high-

impedance state. This architecture allows the TLV915xS family to operate as a gated amplifier, multiplexer, or

programmable-gain amplifier. Shutdown time (tOFF) depends on loading conditions and increases as load

resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-kΩ load to

midsupply (VS / 2) is required. If using the TLV915xS without a load, the resulting turnoff time significantly

increases.

TLV9152SIRUGR 数据表(PDF) 29 Page - Texas Instruments

TLV9152SIRUGR 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表下载