 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST7LITE3 数据表(PDF) 63 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE3 数据表(HTML) 63 Page - STMicroelectronics |
|
|
63 / 167 page  ST7LITE3 63/167 DUAL 12-BIT AUTORELOAD TIMER 3 (Cont’d) – At the second input capture on the falling edge of the pulse, we assume that the values in the reg- isters are as follows: LTICR = LT2 ATICRH = ATH2 ATICRL = ATL2 Hence ATICR2 [11:0] = ATH2 & ATL2 Now pulse width P between first capture and sec- ond capture will be: P = decimal (F9 – LT1 + LT2 + 1) * 0.004ms + dec- imal (ATICR2 - ATICR1 – 1) * 1ms Figure 44. Long Range Input Capture Timing Diagram 11.2.4 Low Power Modes F9h 00h LT1 F9h 00h LT2 ATH1 & ATL1 00h 0h LT1 ATH1 LT2 ATH2 fOSC/32 TB Counter1 CNTR1 LTIC LTICR ATICRH 00h ATL1 ATL2 ATICRL ATICR = ATICRH[3:0] & ATICRL[7:0] _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ ATH2 & ATL2 _ _ _ Mode Description SLOW The input frequency is divided by 32 WAIT No effect on AT timer ACTIVE- HALT AT timer halted except if CK0=1, CK1=0 and OVFIE=1 HALT AT timer halted. 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
