ST7LITE3 datasheet(92/167 Pages) STMICROELECTRONICS

92 / 167 page

ST7LITE3

92/167

LINSCI

™ SERIAL COMMUNICATION INTERFACE (SCI Mode) (Cont’d)

11.5.5.2 Transmitter

The transmitter can send data words of either 8 or

9 bits depending on the M bit status. When the M

bit is set, word length is 9 bits and the 9th bit (the

MSB) has to be stored in the T8 bit in the SCICR1

Character Transmission

During an SCI transmission, data shifts out least

significant bit first on the TDO pin. In this mode,

the SCIDR register consists of a buffer (TDR) be-

tween the internal bus and the transmit shift regis-

ter (see Figure 54).

Procedure

– Select the M bit to define the word length.

– Select the desired baud rate using the SCIBRR

and the SCIETPR registers.

– Set the TE bit to send a preamble of 10 (M=0) or

11 (M=1) consecutive ones (Idle Line) as first

transmission.

– Access the SCISR register and write the data to

send in the SCIDR register (this sequence clears

the TDRE bit). Repeat this sequence for each

data to be transmitted.

Clearing the TDRE bit is always performed by the

following software sequence:

1. An access to the SCISR register

2. A write to the SCIDR register

The TDRE bit is set by hardware and it indicates:

– The TDR register is empty.

– The data transfer is beginning.

– The next data can be written in the SCIDR regis-

ter without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set

and the I[|1:0] bits are cleared in the CCR register.

When a transmission is taking place, a write in-

struction to the SCIDR register stores the data in

the TDR register and which is copied in the shift

When no transmission is taking place, a write in-

struction to the SCIDR register places the data di-

rectly in the shift register, the data transmission

starts, and the TDRE bit is immediately set.

When a character transmission is complete (after

the stop bit or after the break character) the TC bit

is set and an interrupt is generated if the TCIE is

set and the I[1:0] bits are cleared in the CCR reg-

ister.

Clearing the TC bit is performed by the following

software sequence:

1. An access to the SCISR register

2. A write to the SCIDR register

Note: The TDRE and TC bits are cleared by the

same software sequence.

Break Characters

Setting the SBK bit loads the shift register with a

break character. The break character length de-

pends on the M bit (see Figure 55)

As long as the SBK bit is set, the SCI sends break

characters to the TDO pin. After clearing this bit by

software, the SCI inserts a logic 1 bit at the end of

the last break character to guarantee the recogni-

tion of the start bit of the next character.

Idle Line

Setting the TE bit drives the SCI to send a pream-

ble of 10 (M=0) or 11 (M=1) consecutive ‘1’s (idle

line) before the first character.

In this case, clearing and then setting the TE bit

during a transmission sends a preamble (idle line)

after the current word. Note that the preamble du-

ration (10 or 11 consecutive ‘1’s depending on the

M bit) does not take into account the stop bit of the

previous character.

Note: Resetting and setting the TE bit causes the

data in the TDR register to be lost. Therefore the

best time to toggle the TE bit is when the TDRE bit

is set i.e. before writing the next byte in the SCIDR.

ST7LITE3 数据表(PDF) 92 Page - STMicroelectronics

ST7LITE3 数据表(HTML) 92 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载