ST7LITE3 datasheet(137/167 Pages) STMICROELECTRONICS

137 / 167 page

ST7LITE3

137/167

13.3.2 Operating Conditions with Low Voltage Detector (LVD)

TA = -40 to 85°C, unless otherwise specified

Notes:

1. Not tested in production.

2. Not tested in production. The VDD rise time rate condition is needed to insure a correct device power-on and LVD reset.

When the VDD slope is outside these values, the LVD may not ensure a proper reset of the MCU.

13.3.3 Auxiliary Voltage Detector (AVD) Thresholds,

TA = -40 to 85°C, unless otherwise specified

Note:

1. Not tested in production.

13.3.4 Internal RC Oscillator and PLL

The ST7 internal clock can be supplied by an internal RC oscillator and PLL (selectable by option byte).

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIT+(LVD)

Reset release threshold

(VDD rise)

High Threshold

Med. Threshold

Low Threshold

3.601)

3.051)

2.45 1)

4.15

3.45

2.85

4.60

3.90

3.20

VIT-(LVD)

Reset generation threshold

(VDD fall)

High Threshold

Med. Threshold

Low Threshold

3.40

2.90

2.30

3.95

3.30

2.70

4.35 1)

3.701)

3.001)

Vhys

LVD voltage threshold hysteresis

VIT+(LVD)-VIT-(LVD)

200

VtPOR

VDD rise time rate

201)

1000001)

µs/V

tg(VDD)

Filtered glitch delay on VDD

Not detected by the LVD

150

IDD(LVD)

LVD/AVD current consumption

220

µA

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIT+(AVD)

1=>0 AVDF flag toggle threshold

(VDD rise)

High Threshold

Med. Threshold

Low Threshold

3.901)

3.451)

2.901)

4.45

3.90

3.30

4.85

4.30

3.65

VIT-(AVD)

0=>1 AVDF flag toggle threshold

(VDD fall)

High Threshold

Med. Threshold

Low Threshold

3.85

3.35

2.75

4.40

3.85

3.15

4.801)

4.201)

3.501)

Vhys

AVD voltage threshold hysteresis

VIT+(AVD)-VIT-(AVD)

150

∆V

IT-

Voltage drop between AVD flag set

and LVD reset activation

VDD fall

0.45

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDD(RC)

Internal RC Oscillator operating voltage

Refer to operating range

of VDD with TA, section

13.3.1 on page 131

2.7

5.5

VDD(x4PLL)

x4 PLL operating voltage

2.7

3.3

VDD(x8PLL) x8 PLL operating voltage

3.3

5.5

ST7LITE3 数据表(PDF) 137 Page - STMicroelectronics

ST7LITE3 数据表(HTML) 137 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST7LITE3 数据表(PDF) 137 Page - STMicroelectronics

ST7LITE3 数据表(HTML) 137 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载