数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD4020BCPZ-R2 数据表(PDF) 20 Page - Analog Devices

部件名 AD4020BCPZ-R2
功能描述  20-Bit, 1.8 MSPS/1 MSPS/500 kSPS, Easy Drive, Differential SAR ADCs
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD4020BCPZ-R2 数据表(HTML) 20 Page - Analog Devices

Back Button AD4020BCPZ-R2 Datasheet HTML 16Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 17Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 22Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 23Page - Analog Devices AD4020BCPZ-R2 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 39 page
background image
AD4020/AD4021/AD4022
Data Sheet
Rev. B | Page 20 of 39
APPLICATIONS INFORMATION
TYPICAL APPLICATION DIAGRAMS
Figure 40 shows an example of the recommended connection
diagram for the AD4020/AD4021/AD4022 when multiple
supplies, V+ and V−, are available. This configuration is used for
optimal performance because the amplifier supplies can be
selected to allow the maximum signal range (see Figure 40 for
the range).
Figure 41 shows a recommended connection diagram when
using a single-supply system. This setup is preferable when only
a limited number of rails are available in the system and power
dissipation is of critical importance.
Figure 42 shows a typical application diagram when using a
fully differential amplifier.
C
R
V+
REF
VDD
VIO
GND
IN+
IN–
SDI
SCK
SDO
CNV
AD4020/
AD4021/
AD4022
3-WIRE/4-WIRE
INTERFACE
1.8V
1.8V TO 5V
V+
≥ +6.5V
DIGITAL HOST
(MICROPROCESSOR/
FPGA)
V–
≤ –0.5V
HOST
SUPPLY
0.1µF
0.1µF
5V
C
R
V–
V+
V–
AMP
AMP
VREF
0V
VREF
0V
VREF/2
VREF/2
REF
LDO
AMP
VREF/2
10µF
10kΩ
10kΩ
Figure 40. Typical Application Diagram with Multiple Supplies
C
R
REF
VDD
VIO
GND
IN+
IN–
SDI
SCK
SDO
CNV
AD4020/
AD4021/
AD40222
1.8V
1.8V TO 5V
V+ = +5V
DIGITAL HOST
(MICROPROCESSOR/
FPGA)
HOST
SUPPLY
0.1µF
0.1µF
100nF
100nF
4.096V
C
R
AMP
AMP
VREF
0
VREF
0
VREF/2
VREF/2
REF1
LDO
AMP
VREF/2
10µF2
10kΩ
10kΩ
1SEE THE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION.
2CREF IS USUALLY A 10µF CERAMIC CAPACITOR (X7R).
3SEE THE DRIVER AMPLIFIER CHOICE SECTION.
4SEE THE ANALOG INPUTS SECTION.
3-WIRE/4-WIRE
INTERFACE
3, 4
Figure 41. Typical Application Diagram with a Single Supply



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com