数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADRF6720ACPZ-R7 数据表(PDF) 6 Page - Analog Devices

部件名 ADRF6720ACPZ-R7
功能描述  Wideband Quadrature Modulator with Integrated Fractional-N PLL and VCOs
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF6720ACPZ-R7 数据表(HTML) 6 Page - Analog Devices

Back Button ADRF6720ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADRF6720ACPZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 44 page
background image
ADRF6720
Data Sheet
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
PHASE NOISE,
FREQUENCY =
2300 MHz,
fPFD = 38.4 MHz
Closed-loop operation (20 kHz loop filter, see Figure 44 for loop filter
design)
10 kHz offset
−94.1
dBc/Hz
100 kHz offset
−114.6
dBc/Hz
1 MHz offset
−138.7
dBc/Hz
5 MHz offset
−150.1
dBc/Hz
10 MHz offset
−151.4
dBc/Hz
20 MHz offset
−152.6
dBc/Hz
Integrated Phase
Noise
1 kHz to 40 MHz integration bandwidth, with spurs
0.270
° rms
Reference Spurs
fPFD
−100.8
dBc
fPFD × 2
−95.6
dBc
fPFD × 3
−89.4
dBc
fPFD × 4
−93.1
dBc
PHASE NOISE,
FREQUENCY =
2600 MHz,
fPFD = 38.4 MHz
Closed-loop operation (20 kHz loop filter, see Figure 44 for loop filter
design)
10 kHz offset
−91.5
dBc/Hz
100 kHz offset
−111.3
dBc/Hz
1 MHz offset
−136.8
dBc/Hz
5 MHz offset
−148.3
dBc/Hz
10 MHz offset
−150
dBc/Hz
20 MHz offset
−150.7
dBc/Hz
Integrated Phase
Noise
1 kHz to 40 MHz integration bandwidth, with spurs
0.378
°rms
Reference Spurs
fPFD
−97.4
dBc
fPFD × 2
−89.3
dBc
fPFD × 3
−95.2
dBc
fPFD × 4
−91.4
dBc
LO INPUT/OUTPUT
LO Output Frequency
Range
LO output
700
2855
MHz
LO Output Level
2 × LO or 1 × LO mode, into a 50 Ω load, LO buffer enabled at 2140 MHz
LO_DRV_LVL = 0
−5.1
dBm
LO_DRV_LVL = 1
−0.5
dBm
LO_DRV_LVL = 2
3
dBm
LO Input Level
Externally applied LO, PLL disabled
−6
0
+6
dBm
LO Input Impedance
Externally applied LO, PLL disabled
50
Ω
BASEBAND INPUTS
I± and Q± pins
I and Q Input DC Bias
Level
0.5
V
Bandwidth
1 dB
>1000
MHz
Differential Input
Impedance
Frequency = 10 MHz2
465
Ω
Differential Input
Capacitance
Frequency = 10 MHz2
1.84
pF
OUT ENABLE
ENBL pin
Turn-On Settling Time
ENBL high to low (90% of envelope), when Register 0x01[10] = 1,
Register 0x10[10] = 1
190
ns
Turn-Off Settling Time
ENBL low to high (10% of envelope), when Register 0x01[10] = 1,
Register 0x10[10] = 1
20
ns
Rev. 0 | Page 6 of 44



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com