| 数据搜索系统,热门电子元器件搜索 |
|
STW5095 数据表(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW5095 数据表(HTML) 49 Page - STMicroelectronics |
|
49 / 69 page ![]() STw5095 7 Timing Specifications 49/69 7 Timing Specifications Unless otherwise specified, VCCIO = 1.71V to 2.7V,Tamb = -30°C to 85°C, max capacitive load 20 pF; typical characteristics are specified at VCCIO = 2.4 V, Tamb = 25 °C; all signals are referenced to GND, see Note below figure for timing definitions. Note: A signal is valid if it is above VIH or below VIL and invalid if it is between VIL and VIH. For the purpose of this specification the following conditions apply (see Figure 12 above): a) All input signal are defined as: VIL =0.2•VCCIO, VIH =0.8•VCCIO, tR < 10ns, tF < 10ns. b) Delay times are measured from the inputs signal valid to the output signal valid. c) Setup times are measured from the data input valid to the clock input invalid. d) Hold times are measured from the clock signal valid to the data input invalid. Note: All timing specifications subject to change. Figure 12. A.C. testing input-output waveform AC Testing: inputs are driven at 0.8 •VCCIO for a logic ‘1’ and 0.2•VCCIO for a logic ‘0’. Timing measurements are made at 0.7 •VCCIO for a logic ‘1’ and 0.3•VCCIO for a logic ‘0’. TEST POINTS 0.7 •VCCIO 0.3 •VCCIO 0.7 •VCCIO 0.3 •VCCIO 0.8 •VCCIO 0.2 •VCCIO INPUT ⁄ OUTPUT |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |