STW4810 datasheet(47/72 Pages) STMICROELECTRONICS

47 / 72 page

STw4810

5 Electrical and timing characteristics

Rev3

47/72

5.3.4

VIO_VMEM DC/DC step-down converter

VCORE Regulator in Sleep Mode (SLEEP= ‘1’)

VBAT

Input power supply

Battery voltage

2.7

3.6

4.8

VRIPPLE

VCORE output

voltage ripple

mVpp

LIR

Line regulation

VBAT: [2.7; 4.8]V

LDR

Load regulation

IOUT: [0.1; 5] mA

IOUT

VCORE output

current

5mA

PEFF

Power efficiency

VBAT= 3.6 V

IOUT: [0.1; 5] mA

Quiescent current

IOUT = 0 mA

µA

LIRT

Transient line

regulation

∆ VBAT= 300 mV

tR = tF = 10 µs

7mV

Guaranteed by design

Table 38.

VIO_VMEM DC/DC step-down converter

Symbol

Description

Test conditions

Min.

Typ.

Max.

Units

VIO_VMEM Regulator in Normal Mode (SLEEP = ‘0’)

VBAT

Input power supply

Battery voltage

2.7

3.6

4.8

VOUT

Output voltage (1)

-3%

1.8

+3%

VRIPPLE

Output ripple

mVpp

LIR

Line regulation

VBAT: [2.7; 4.8]V

LDR

(2)

Load regulation

IOUT: [0.1; 600] mA

IOUT

Output current

600

PEFF

Power efficiency

VBAT = 3.6 V,

VIO = 1.8 V

IOUT= 100 mA

ISHORT

Short circuit current

limitation

0.9

1.2

1.4

Quiescent current

IOUT = 0 mA

130

250

µA

PSRR(2)

Power supply

rejection

Vpp = 0.3 V

[0; 20] kHz

LIRT

Transient line

regulation

∆VBAT = 300 mV

tR = tF = 10 µs

Table 37.

VCORE DC/DC step-down converter

Symbol

Description

Test conditions

Min.

Typ.

Max.

Units

STW4810 数据表(PDF) 47 Page - STMicroelectronics

STW4810 数据表(HTML) 47 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载