数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M69KB096AB 数据表(PDF) 21 Page - STMicroelectronics

部件名 M69KB096AB
功能描述  64 Mbit (4Mb x 16), 104MHz Clock Rate, 1.8V Supply, Bare Die, Burst PSRAM
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M69KB096AB 数据表(HTML) 21 Page - STMicroelectronics

Back Button M69KB096AB Datasheet HTML 17Page - STMicroelectronics M69KB096AB Datasheet HTML 18Page - STMicroelectronics M69KB096AB Datasheet HTML 19Page - STMicroelectronics M69KB096AB Datasheet HTML 20Page - STMicroelectronics M69KB096AB Datasheet HTML 21Page - STMicroelectronics M69KB096AB Datasheet HTML 22Page - STMicroelectronics M69KB096AB Datasheet HTML 23Page - STMicroelectronics M69KB096AB Datasheet HTML 24Page - STMicroelectronics M69KB096AB Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 73 page
background image
M69KB096AB
6 Synchronous Operating modes
21/73
See Figure 27: Burst Read Interrupted by Burst Read or Write AC Waveforms and Figure 32:
Burst Write Interrupted by Burst Write or Read AC Waveforms for details on Burst Read and
Burst Write interrupt AC waveforms, respectively.
6.6
Synchronous Burst Read and Write Suspend
Synchronous Burst Read and Write operations can be suspended by halting the Clock K
holding it either High or Low. The status of the I/O signals will depend on the status of Output
enable input, G. The device internal address counter is suspended and data outputs become
high impedance tGHQZ after the rising edge of the Output Enable signal, G. It is prohibited to
suspend the first data output at the beginning of a Synchronous Burst Read.
See Figure 25 for details on the Synchronous Burst Read and Write Suspend mechanisms.
During Synchronous Burst Read and Synchronous Burst Write Suspend operations, the WAIT
output will be asserted. Bit BCR8 of the Bus Configuration Register is used to configure when
the transition of the WAIT output signal between the asserted and the de-asserted state occurs
with respect to valid data available on the data bus.
Table 4.
Operating Frequency versus Latency
Latency
Mode
Configured Latency
(Clock Cycles)
Latency (Clock Cycles)
Max Input Clock Frequency (MHz)
Normal
If Refresh
Collision
104 MHz
80 MHz
Variable
Latency
BCR14 = 0
(Default)
2 (3 clock cycles)
3
5
66
52
3 (4 clock cycles)
(default)
4
7
104
80
All Others
-
-
-
-
Fixed Latency
BCR14 = 1
2 (3 clock cycles)
3
33
33
3 (4 clock cycles)
(default)
452
52
4 (5 clock cycles)
5
66
66
5 (6 clock cycles)
6
75
75
6 (7 clock cycles)
7
104
80
All Others
-
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com