数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M69KB096AB 数据表(PDF) 29 Page - STMicroelectronics

部件名 M69KB096AB
功能描述  64 Mbit (4Mb x 16), 104MHz Clock Rate, 1.8V Supply, Bare Die, Burst PSRAM
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M69KB096AB 数据表(HTML) 29 Page - STMicroelectronics

Back Button M69KB096AB Datasheet HTML 25Page - STMicroelectronics M69KB096AB Datasheet HTML 26Page - STMicroelectronics M69KB096AB Datasheet HTML 27Page - STMicroelectronics M69KB096AB Datasheet HTML 28Page - STMicroelectronics M69KB096AB Datasheet HTML 29Page - STMicroelectronics M69KB096AB Datasheet HTML 30Page - STMicroelectronics M69KB096AB Datasheet HTML 31Page - STMicroelectronics M69KB096AB Datasheet HTML 32Page - STMicroelectronics M69KB096AB Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 73 page
background image
M69KB096AB
7 Configuration Registers
29/73
7.3
Bus Configuration Register
The Bus Configuration Register (BCR) defines how the PSRAM interacts with the system
memory bus. All the device operating modes are configured through the BCR, except the Page
mode which is configured through the RCR.
Refer to Table 9 for the description of the Bus Configuration Register Bits.
7.3.1
Operating Mode Bit (BCR15)
The Operating Mode bit allows the Synchronous mode or the Asynchronous mode (default
setting) to be selected. Selecting the Synchronous mode will allow the device to operate either
in NOR Flash mode or in full Synchronous Burst mode.
The device will automatically detect that the NOR Flash mode is being used by monitoring a
rising edge of the Clock signal, K, when L is Low. If this should not be the case, the device
operates in full Synchronous mode.
7.3.2
Latency Type (BCR14)
The Latency Type bit is used to configure the latency type. When the Latency Type bit is set to
‘0’, the device operates in variable latency mode (only available for Synchronous Read mode).
When it is ‘1’, the fixed latency mode is selected and the latency is defined by the values of bits
BCR13 to BCR11.
Refer to Figures 3 and 4 for examples of fixed and variable latency configuration.
7.3.3
Latency Counter Bits (BCR13-BCR11)
The Latency Counter bits are used to set the number of clock cycles between the beginning of
a read or write operation and the first data output or input.
The Latency Counter bits can only assume the values shown in Table 9: Bus Configuration
Register Definition (see also Figures 3 and 4).
7.3.4
WAIT Polarity Bit (BCR10)
The WAIT Polarity bit indicates whether the WAIT output signal is active High or Low. As a
consequence, it also determines whether the WAIT signal requires a pull-up or pull-down
resistor to maintain the de-asserted state (see Figure 10: WAIT Polarity).
By default, the WAIT output signal is active High.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com