MPC8544EBVTARGA datasheet(22/117 Pages) NXP

部件名	MPC8544EBVTARGA

功能描述	MPC8544E PowerQUICC III Integrated Processor Hardware Specifications

PDF	117 Pages

Scroll/Zoom	100%

制造商	NXP [NXP Semiconductors]

网页	http://www.nxp.com

标志

22 / 117 page

MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8

Freescale Semiconductor

DUART

Figure 5 shows the DDR SDRAM output timing diagram.

Figure 5. DDR and DDR2 SDRAM Output Timing Diagram

Figure 6 provides the AC test load for the DDR bus.

Figure 6. DDR AC Test Load

7DUART

This section describes the DC and AC electrical specifications for the DUART interface of the

MPC8544E.

7.1

DUART DC Electrical Characteristics

Table 19 provides the DC electrical characteristics for the DUART interface.

Table 19. DUART DC Electrical Characteristics

Parameter

Symbol

Min

Max

Unit

Notes

High-level input voltage

VIH

2OVDD + 0.3

—

Low-level input voltage

VIL

–0.3

0.8

—

Input current (VIN = 0 V or VIN = VDD)IIN

—±5

μA1

High-level output voltage (OVDD = min, IOH = –2 mA)

VOH

2.4

—

ADDR/CMD

tDDKHAS, tDDKHCS

tDDKLDS

tDDKHDS

MDQ[x]

MDQS[n]

MCK

tMCK

tDDKLDX

tDDKHDX

tDDKHAX, tDDKHCX

Write A0

NOOP

tDDKHME

tDDKHMP

tDDKHMH

Output

Z0 = 50 Ω

GVDD/2

RL = 50 Ω

MPC8544EBVTARGA 数据表(PDF) 22 Page - NXP Semiconductors

MPC8544EBVTARGA 数据表(HTML) 22 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载