MPC8544EBVTARGA datasheet(73/117 Pages) NXP

73 / 117 page

MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8

Freescale Semiconductor

PCI Express

17 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8544.

17.1

DC Requirements for PCI Express SD_REF_CLK and

SD_REF_CLK

For more information, see Section 16.2, “SerDes Reference Clocks.”

17.2

AC Requirements for PCI Express SerDes Clocks

Table 58 provides the AC requirements for the PCI Express SerDes clocks.

17.3

Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm)

of each other at all times. This is specified to allow bit rate clock sources with a ±300 ppm tolerance.

17.4

Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For

further details as well as the specifications of the transport and data link layer please refer to the

PCI Express Base Specification. Rev. 1.0a.

Table 58. SD_REF_CLK and SD_REF_CLK AC Requirements

Symbol2

Parameter Description

Min

Typ

Max

Units

Notes

tREF

REFCLK cycle time

—

tREFCJ

REFCLK cycle-to-cycle jitter. Difference in the period of any

two adjacent REFCLK cycles

——

100

—

tREFPJ

Phase jitter. Deviation in edge location with respect to

mean edge location

–50

—

Notes:

1. Typical based on PCI Express Specification 2.0.

2. Guaranteed by characterization.

MPC8544EBVTARGA 数据表(PDF) 73 Page - NXP Semiconductors

MPC8544EBVTARGA 数据表(HTML) 73 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载