 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PCF85363ATL/AX 数据表(PDF) 33 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF85363ATL/AX 数据表(HTML) 33 Page - NXP Semiconductors |
|
|
33 / 86 page  NXP Semiconductors PCF85363A Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input, and I2C-bus 7.8.4 Offset interrupts The generation of interrupts from the offset functions is controlled via the offset interrupt enable bits; OIEA and OIEB. These bits are in registers INTA_enable (address 29h) and INTB_enable (address 2Ah). Every time a correction pulse is made an interrupt pulse can be generated at pins INTA and INTB. As there are is no offset calibration flag, it is only possible to generate pulse interrupts. See Section 7.9 for interrupt control. 7.9 Interrupts There are two interrupt output pins, INTA and INTB. Both pins have the same possible sources and a dedicated register to control what is output. The pins can be used independently from each other. INTA data is output on the INTA pin. INTA is an interrupt output pin with open-drain drive. INTA pin mode is controlled by INTAPM[1:0] bits in the Pin_IO register (Section 7.12). INTB data is output on TS pin with push-pull drive. The TS pin must first be configured as INTB output by setting TSIO[1:0] bits in the Pin_IO register (Section 7.12). Interrupts will only be output when the pin mode is correctly defined. Interrupts are output from the IC as active LOW signals. The registers INTA_enable (address 29h) and INTB_enable (address 2Ah) are used to select which interrupts should be output on which pin. Bit 7 6 5 4 3 2 1 0 INTA_enable - INTA pin enable control (address 29h) Symbol ILPA PIEA OIEA A1IEA A2IEA TSRIEA BSIEA WDIEA INTB_enable - INTB pin enable control (address 2Ah) Symbol ILPB PIEB OIEB A1IEB A2IEB TSRIEB BSIEB WDIEB Table 27. INTA and INTB interrupt control bits Symbol Bit INTA INTB Value Description level or pulse mode 0[1] interrupt generates a pulse 7 ILPA ILPB 1 interrupt follows flags (permanent signal) periodic interrupt enable 0[1] no periodic interrupt generated 6 PIEA PIEB 1 periodic interrupt generated offset correction interrupt enable 0[1] no correction interrupt generated 5 OIEA OIEB 1 interrupt generated from correction Table 28. Definition of interrupt control bits PCF85363A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 3.1 — 18 June 2021 33 / 86 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
