数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF85363ATL/AX 数据表(PDF) 37 Page - NXP Semiconductors

部件名 PCF85363ATL/AX
功能描述  Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input, and I2C-bus
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF85363ATL/AX 数据表(HTML) 37 Page - NXP Semiconductors

Back Button PCF85363ATL/AX Datasheet HTML 33Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 34Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 35Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 36Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 37Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 38Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 39Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 40Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 86 page
background image
NXP Semiconductors
PCF85363A
Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input,
and I2C-bus
7.10 Oscillator register
Bit
7
6
5
4
3
2
1
0
Symbol
CLKIV
OFFM
12_24
LOWJ
OSCD[1:0]
CL[1:0]
Section
Section 7.16
Section 7.8
Section 7.10.3
Section 7.10.4
Section 7.10.5
Section 7.10.6
Table 29. Oscillator - oscillator control register (address 25h) bit description
7.10.1 CLKIV: invert the clock output
Bit
Symbol
Value
Description
output clock inversion
0[1]
non-inverting; LOWJ mode will affect rising
edge
7
CLKIV
1
inverted; LOWJ mode will affect falling edge
Table 30. CLKIV bit - oscillator control register (address 25h)
[1]
Default value.
The clock selected with the COF[2:0] bits (register Function, address 28h) can be
inverted. This is intended for use in conjunction with the low jitter mode, LOWJ. The low
jitter mode reduces the jitter for the rising edge of the output clock. If the reduced jitter
needs to be on the falling edge, for example when using an open-drain clock output, then
the CLKIV bit can be used to implement this.
7.10.2 OFFM: offset calibration mode
See Section 7.8 for a full description of offset calibration.
7.10.3 12_24: 12 hour or 24 hour clock
Bit
Symbol
Value
Description
12 hour or 24 hour mode
0[1]
24 hour mode is selected
5
12_24
1
12 hour mode is selected
Table 31. 12_24 bit - oscillator control register (address 25h)
[1]
Default value.
In RTC mode, time counting can be configured for 24 hour clock or 12 hour clock with the
AMPM flag.
This bit is ignored in stop-watch mode.
7.10.4 LOWJ: low jitter mode
Bit
Symbol
Value
Description
4
LOWJ
low jitter CLK output bit
Table 32. LOWJ bit - oscillator control register (address 25h)
PCF85363A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 3.1 — 18 June 2021
37 / 86



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com