PCF85363ATLSLASHAX datasheet(52/86 Pages) NXP

52 / 86 page

NXP Semiconductors

PCF85363A

Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input,

and I2C-bus

Bit

Symbol Flag name

Value

Description

read: timestamp register 3 flag inactive

0[1]

write: timestamp register 3 flag is cleared

read: timestamp register 3 flag active

TSR3F

Timestamp Register 3

event Flag

Section 7.7

write: timestamp register 3 flag remains unchanged

read: timestamp register 2 flag inactive

0[1]

write: timestamp register 2 flag is cleared

read: timestamp register 2 flag active

TSR2F

Timestamp Register 2

event Flag

Section 7.7

write: timestamp register 2 flag remains unchanged

read: timestamp register 1 flag inactive

0[1]

write: timestamp register 1 flag is cleared

read: timestamp register 1 flag active

TSR1F

Timestamp Register 1

event Flag

Section 7.7

write: timestamp register 1 flag remains unchanged

Table 59. Flags - Flag status register (address 2Bh) bit description...continued

[1]

Default value.

The flags are set by their respective function. A full description can be found there. All

flags behave the same way. They are set by some function of the IC and remain set until

overwritten by command. It is possible to clear flags individually. To prevent one flag

being overwritten while clearing another, a logic AND is performed during a write access.

All flags are combined to generate an event monitoring signal called EMON. EMON is

described in Section 7.2.3 and can be read as the MSB of minutes register.

7.15 Reset register

Bit

Symbol

CPR

CTS

Section

Section 7.15.2

Section 7.15.1

Section 7.15.3

Table 60. Reset - software reset control (address 2Fh) bit description

For a

• software reset (SR), 0010 1100 (2Ch) must be sent to register Reset (address 2Fh). A

software reset also triggers CPR and CTS

• clear prescaler (CPR), 1010 0100 (A4h) must be sent to register Reset (address 2Fh)

• clear timestamp (CTS),0010 0101 (25h) must be sent to register Reset (address 2Fh)

It is possible to combine CPR and CTS by sending 1010 0101 (A5h).

Remark: Any other value sent to this register is ignored.

7.15.1 SR - Software reset

A reset is automatically generated at power-on. A reset can also be initiated with the

software reset command.

PCF85363A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3.1 — 18 June 2021

52 / 86

PCF85363ATL/AX 数据表(PDF) 52 Page - NXP Semiconductors

PCF85363ATL/AX 数据表(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载

链接网址

PCF85363ATL/AX 数据表(PDF) 52 Page - NXP Semiconductors

PCF85363ATL/AX 数据表(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表 下载

链接网址

数据表下载