PCF85363ATLSLASHAX datasheet(47/86 Pages) NXP

47 / 86 page

NXP Semiconductors

PCF85363A

Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input,

and I2C-bus

In mechanical switch detector mode (TSIM = 1), the TS pin is sampled at a rate of 16 Hz

for a period of 30.5 μs. At the same time as the sample a pull-up resistor is activated to

detect an open pin or a pin shorted to VSS. The input is referenced to the internal power

supply. This mode operates when on VDD or VBAT. The pull-up resistor value can be

controlled by TSPULL bit in the Pin_IO register (see Section 7.12).

7.12.5.1 TS pin input mode

There are two input types which are controlled by the TSIM bit. The TS input can be used

to generate a timestamp event by configuring the timestamp mode bits; TSR2M[2:0] and

TSR1M[1:0] bits in TSR_mode register (see Table 19).

Also it is possible to use the TS pin to control counting of time. This is typically for use

with the stop-watch mode where an elapsed time counter function can be implemented.

Using the STOPM bit in the Function register (see Table 50) it is possible to control the

STOP bit by the TS pin.

7.12.6 INTAPM[1:0]: INTA pin mode control

Bit

Symbol

Value

Description

INTA pin mode

00[1]

CLK output mode

battery mode indication

INTA output

1 to 0

INTAPM[1:0]

Hi-Z

Table 48. INTAPM[1:0] bits - Pin_IO control register (address 27h)

[1]

Default value.

The INTA pin can be used to output three different signals.

INTA (CLK)

battery mode

clock data

INTA data

aaa-010464

Figure 28. INTA pin

7.12.6.1 INTAPM[1:0]: INTA

The primary function of the INTA pin is to output INTA data. INTA data is controlled by the

bits of the INTA_enable register (see Table 28).

The output is active LOW with an open-drain output. The output is available during VDD

and VBAT operation.

7.12.6.2 INTAPM[1:0]: clock data

It is possible to output a clock frequency on the INTA pin. Clock frequency is selected

with the COF[2:0] bits in the Function register (Section 7.13). The output is active LOW

with an open-drain output. The output is available only during VDD operation. The output

is Hi-Z when operating from VBAT.

PCF85363A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3.1 — 18 June 2021

47 / 86

PCF85363ATL/AX 数据表(PDF) 47 Page - NXP Semiconductors

PCF85363ATL/AX 数据表(HTML) 47 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载