数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF85363ATL/AX 数据表(PDF) 69 Page - NXP Semiconductors

部件名 PCF85363ATL/AX
功能描述  Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input, and I2C-bus
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF85363ATL/AX 数据表(HTML) 69 Page - NXP Semiconductors

Back Button PCF85363ATL/AX Datasheet HTML 65Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 66Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 67Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 68Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 69Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 70Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 71Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 72Page - NXP Semiconductors PCF85363ATL/AX Datasheet HTML 73Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 86 page
background image
NXP Semiconductors
PCF85363A
Tiny Real-Time Clock/calendar with 64 byte RAM, alarm function, battery switch-over time stamp input,
and I2C-bus
VDD = 1.8 V to 5.5 V; VSS = 0 V; Tamb = -40 °C to +85 °C; fosc = 32.768 kHz; quartz Rs = 60 kΩ; CL = 7 pF; unless otherwise
specified. All timing values are valid within the operating supply voltage and temperature range and referenced to VIL and
VIH with an input voltage swing of VSS to VDD [1] .
Symbol
Parameter
Conditions
Min
Max
Unit
tHD;DAT
data hold time
0
-
ns
tSU;STO
set-up time for STOP
condition
0.6
-
μs
tVD;DAT
data valid time
0
0.9
μs
tVD;ACK
data valid
acknowledge time
0
0.9
μs
tSP
pulse width of
spikes that must be
suppressed by the
input filter
0
50
ns
Table 68. I2C-bus characteristics...continued
[1]
A detailed description of the I2C-bus specification is given in [4].
[2]
I2C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.
[3]
A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to bridge the undefined
region of the falling edge of SCL.
[4]
The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at 250 ns. This
allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum
specified tf.
SCL
SDA
tHD;STA
tSU;DAT
tHD;DAT
tf
tBUF
tSU;STA
tLOW tHIGH
tVD;ACK
013aaa417
tSU;STO
protocol
START
condition
(S)
bit 7
MSB
(A7)
bit 6
(A6)
bit 0
(R/W)
acknowledge
(A)
STOP
condition
(P)
1/fSCL
tr
tVD;DAT
Figure 41. I2C-bus timing diagram; rise and fall times refer to 30 % and 70 %
PCF85363A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 3.1 — 18 June 2021
69 / 86



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com