| 数据搜索系统,热门电子元器件搜索 |
|
ST25DV64K 数据表(PDF) 66 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST25DV64K 数据表(HTML) 66 Page - STMicroelectronics |
|
66 / 200 page ![]() 6.3 Device addressing To start a communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in Table 88. Device select code (on Serial Data (SDA), the most significant bit first). The device select code consists of a 4-bit device type identifier and a 3-bit Chip Enable “Address” (E2,1,1). To address the memory array, the 4-bit device type identifier is 1010b. Refer to Table 88. Device select code. The eighth bit is the Read/Write bit (RW). It is set to 1 for Read and to 0 for Write operations. Table 88. Device select code Device type identifier (1) Chip Enable address RW b7 b6 b5 b4 b3 b2 b1 b0 Device select code 1 0 1 0 E2(2) 1 1 RW 1. The most significant bit, b7, is sent first. 2. E2 is not connected to any external pin. It is however used to address the ST25DVxxx as described in Section 4 Memory management. • E2 = 0, access to user memory, Dynamic registers or Mailbox. • E2 =1, access to system area. If a match occurs on the device select code, the corresponding device gives an acknowledgment on serial data (SDA) during the ninth bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode. Table 89. Operating modes Mode RW bit Bytes Initial sequence Current address read 1 1 Start, device select, RW = 1 Random address read 0 1 Start, device select, RW = 0, address 1 reStart, device select, RW = 1 Sequential read 1 ≥ 1 Similar to current or random address read Byte write 0 1 Start, device select, RW = 0 Sequential write 0 ≤ 256 byte Start, device select, RW = 0 6.4 I2C Write operations Following a Start condition, the bus master sends a device select code with the Read/Write bit (RW) reset to 0. The device acknowledges this, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte. Each data byte in the memory has a 16-bit (two-byte wide) address. The most significant byte (see Table 90. Address most significant byte) is sent first, followed by the least significant byte (see Table 91. Address least significant byte). Bits b15 to b0 form the address of the byte in memory. Table 90. Address most significant byte b15 b14 b13 b12 b11 b10 b9 b8 Table 91. Address least significant byte b7 b6 b5 b4 b3 b2 b1 b0 ST25DV04K ST25DV16K ST25DV64K Device addressing DS10925 - Rev 9 page 66/200 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |