数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC5604BAMLL4R 数据表(PDF) 80 Page - NXP Semiconductors

部件名 PPC5604BAMLL4R
功能描述  Single issue, 32-bit CPU core complex (e200z0)
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PPC5604BAMLL4R 数据表(HTML) 80 Page - NXP Semiconductors

Back Button PPC5604BAMLL4R Datasheet HTML 76Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 77Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 78Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 79Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 80Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 81Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 82Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 83Page - NXP Semiconductors PPC5604BAMLL4R Datasheet HTML 84Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 109 page
background image
MPC5604B/C Microcontroller Data Sheet, Rev. 15
Package pinouts and signal descriptions
NXP Semiconductors
80
2.27.2
DSPI characteristics
Table 46. DSPI characteristics1
1 Operating conditions: C
L = 10 to 50 pF, SlewIN = 3.5 to 15 ns.
No.
Symbol
C
Parameter
DSPI0/DSPI1
DSPI2
Unit
Min
Typ
Max
Min
Typ
Max
1tSCK
SR D SCK cycle time
Master mode
(MTFE = 0)
125
333
ns
DSlave mode
(MTFE = 0)
125
333
D
Master mode
(MTFE = 1)
83
125
DSlave mode
(MTFE = 1)
83
125
—fDSPI
SR D DSPI digital controller frequency
fCPU
——
fCPU
MHz
ΔtCSC CC D Internal delay between pad
associated to SCK and pad
associated to CSn in
master mode for CSn1
0
Master mode
1302
2 Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK
starts before CSn is asserted. DSPI2 has only SLOW SCK available.
——
153
ns
ΔtASC
CC D Internal delay between pad
associated to SCK and pad
associated to CSn in
master mode for CSn1
1
Master mode
1303
1303
ns
2tCSCext
4
SR D CS to SCK delay
Slave mode
32
32
ns
3tASCext
5
SR D After SCK delay
Slave mode
1/fDSPI + 5
1/fDSPI + 5
ns
4tSDC
CC D SCK duty cycle
Master mode
tSCK/2
tSCK/2
ns
SR D
Slave mode
tSCK/2
tSCK/2
5tA
SR D Slave access time
Slave mode
1/fDSPI + 70
1/fDSPI + 130
ns
6tDI
SR D Slave SOUT disable time
Slave mode
7
7
ns
7tPCSC
SR D PCSx to PCSS time
0
0
ns
8tPASC
SR D PCSS to PCSx time
0
0
ns
9tSUI
SR D Data setup time for inputs
Master mode
43
145
ns
Slave mode
5
5
10
tHI
SR D Data hold time for inputs
Master mode
0
0
ns
Slave mode
26
——
26
——
11
tSUO
7
CC D Data valid after SCK edge Master mode
32
50
ns
Slave mode
52
160
12
tHO
7
CC D Data hold time for outputs
Master mode
0
0
ns
Slave mode
8
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com