USB7002TSLASHKDX datasheet(30/56 Pages) MICROCHIP

30 / 56 page

USB7002

DS00002670G-page 30

 2022 Microchip Technology Inc. and its subsidiaries

7.3

I2S Interface

The device provides an integrated I2S interface to facilitate the connection of digital audio devices. The I2S interface

conforms to the voltage, power, and timing characteristics/specifications as set forth in the I2S-Bus Specification, and

consists of the following signals:

• I2S_SDI: Serial Data Input

• I2S_SDO: Serial Data Output

• I2S_SCK: Serial Clock

• I2S_LRCK: Left/Right Clock (SS/FSYNC)

• I2S_MCLK: Master Clock

• MIC_DET: Microphone Plug Detect

Each audio connection is half-duplex, so I2S_SDO exists only on the transmit side and I2S_SDI exists only on the

receive side of the interface. Some codecs refer to the Serial Clock (I2S_SCK) as Baud/Bit Clock (BCLK). Also, the Left/

Right Clock is commonly referred to as LRC or LRCK. The I2S and other audio protocols refer to LRC as Word Select

(WS).

The following codec is supported by the default settings:

• Analog Devices ADAU1961 (24-bit 48kHz)

Additional codecs are also supported with modifications to the configuration register settings. Use the following table as

a guide for assessing I2S codec compatibility. For additional details on how to implement the necessary configuration

settings, refer to the application note, “USB7002/USB705x I2S Operation”.

Note:

For SMBus/I2C timing information, refer to Section 9.6.5, SMBus Timing and Section 9.6.6, I2C Timing.

TABLE 7-2:

USB TO I2S

Parameter

Supported Values

Sampling Frequency (fs)

8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz

MCLK Frequency.

(Multiple of Sampling frequency)

From 1*fs to 1024*fs.

MCLK can take continuous values also. However, the I2S LRCLK signal is derived

from the MCLK source, so it is advisable to keep MCLK signal frequency “Even

integer Multiple of Sampling frequency”.

Audio Sample size

16-bits/sample, 24-bits/sample, 32-bits/sample

I2S Audio Interface Format

I2S Mode, Left Justified Mode, Right Justified Mode

I2C Master Control Interface

Frequency

100kHz and 400kHz

Audio channels

Mono Mode and Stereo Mode

Enabling disabling the I2S-

Bridge Interfaces

Audio Out only (Speaker Interface) Mode (Or) Audio IN only (Mic Interface) (Or)

Enable both Audio IN and OUT interfaces (Or) Disable both Audio IN and Audio

Out interfaces.

Enabling Disabling of Jack-

Detection interface

Enable the Audio Jack-Insert detection HID interface / Disable the Jack detection

interface.

Note:

For I2S timing information, refer to Section 9.6.7, I2S Timing. For detailed information on utilizing the I2S

interface, refer to the application note “USB7002/USB705x I2S Operation”, which can be found on the

Microchip USB7002 product page at www.microchip.com/USB7002.

USB7002T/KDX 数据表(PDF) 30 Page - Microchip Technology

USB7002T/KDX 数据表(HTML) 30 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载