USB7002TSLASHKDX datasheet(7/56 Pages) MICROCHIP

7 / 56 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00002670G-page 7

USB7002

VariSense, which controls the Hi-Speed USB receiver sensitivity enabling programmable levels of USB signal receive

sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is

used.

The USB7002 can be configured for operation through internal default settings. Custom OEM configurations are sup-

ported through external SPI ROM or internal OTP ROM. All port control signal pins are under firmware control in order

to allow for maximum operational flexibility and are available as GPIOs for customer specific use.

The USB7002 is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature ranges. An internal

block diagram of the USB7002 in an upstream Type-C application is shown in Figure 2-1.

FIGURE 2-1:

USB7002 INTERNAL BLOCK DIAGRAM - UPSTREAM TYPE-C APPLICATION

Hub Controller Logic

I2C/SMB

2C from Master

25 Mhz

USB3 USB2

USB7002

PHY0

+3.3 V

+1.2 V

PHY4

PHY2

PHY1

PHY2

PHY1

PHY3

PHY4

PHY3

Hub Feature Controller

GPIO SMB

OTP

SPI

HFC

PHY

I2S

UART

PHY5

PHY0

Mux

USB7002T/KDX 数据表(PDF) 7 Page - Microchip Technology

USB7002T/KDX 数据表(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载