USB7002TSLASHKDX datasheet(31/56 Pages) MICROCHIP

31 / 56 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00002670G-page 31

USB7002

7.3.1

MODES OF OPERATION

The USB audio class operates in three ways: Asynchronous, Synchronous and Adaptive. There are also multiple oper-

ating modes, such as hi-res, streaming, etc.. Typically for USB devices, inputs such as microphones are Asynchronous,

and output devices such as speakers are Adaptive. The hardware is set up to handle all three modes of operation. It is

recommended that the following configuration be used: Asynchronous IN; Adaptive OUT; 48Khz streaming mode; Two

channels: 16 bits per channel.

7.3.1.1

Asynchronous IN 48KHz Streaming

In this mode, the codec sampling clock is set to 48Khz based on the local oscillator. This clock is never changed. The

data from the codec is fed into the input FIFO. Since the sampling clock is asynchronous to the host clock, the amount

of data captured in every USB frame will vary. This issue is left for the host to handle. The input FIFO has two markers,

a low water mark (THRESHOLD_LOW_VAL), and a high water mark (THRESHOLD_HIGH_VAL). There are three reg-

isters to determine how much data to send back in each frame. If the amount of data in the FIFO exceeds the high water

mark, then HI_PKT_SIZE worth of data is sent. If the data is between the high and low water mark, the normal MID_P-

KT_SIZE amount of data is sent. If the data is below the low water mark, LO_PKT_SIZE worth of data is sent.

7.3.1.2

Adaptive OUT 48KHz Streaming

In this mode, the codec sampling clock is initially set to 48Khz based on the local oscillator. The host data is fed into the

OUT FIFO. The host will send the same amount of data on every frame, i.e. 48KHz of data based on the host clock. The

codec sampling clock is asynchronous to the host clock. This will cause the amount of data in the OUT FIFO to vary. If

the amount of data in the FIFO exceeds the high water mark, then the sampling clock is increased. If the data is between

the high and low water mark, the sampling clock does not change. If the data is below the low water mark, the sampling

clock is decreased.

7.3.1.3

Synchronous Operation

For synchronous operation, the internal clock must be synchronized with the host SOF. The Frame SOF is nominally

1mS. Since there is significant jitter in the SOFs, there is circuitry provided to measure the SOFs over a long period of

time to get a more accurate reading. The calculated host frequency is used to calculate the codec sampling clock.

7.4

UART Interface

The device incorporates a configurable universal asynchronous receiver/transmitter (UART) that is functionally compat-

ible with the NS 16550AF, 16450, 16450 ACE registers and the 16C550A. The UART performs serial-to-parallel con-

version on received characters and parallel-to-serial conversion on transmit characters. Two sets of baud rates are

provided: 24 Mhz and 16 MHz. When the 24 Mhz source clock is selected, standard baud rates from 50 to 115.2 K are

available. When the source clock is 16 MHz, baud rates from 125 K to 1,000 K are available. The character options are

programmable for the transmission of data in word lengths of from five to eight, 1 start bit; 1, 1.5 or 2 stop bits; even,

odd, sticky or no parity; and prioritized interrupts. The UART contains a programmable baud rate generator that is capa-

ble of dividing the input clock or crystal by a number from 1 to 65535. The UART is also capable of supporting the MIDI

data rate.

The UART interface is assigned to programmable pins (PFx) and therefore the device must be programmed into specific

configurations to enable the interface. Refer to Section 3.3.4, PF[31:4] Configuration (CFG_STRAP[2:1]) for additional

information.

7.4.1

TRANSMIT OPERATION

Transmission is initiated by writing the data to be sent to the TX Holding Register or TX FIFO (if enabled). The data is

then transferred to the TX Shift Register together with a start bit and parity and stop bits as determined by settings in

the Line Control Register. The bits to be transmitted are then shifted out of the TX Shift Register in the order Start bit,

Data bits (LSB first), Parity bit, Stop bit, using the output from the Baud Rate Generator (divided by 16) as the clock.

If enabled, a TX Holding Register Empty interrupt will be generated when the TX Holding Register or the TX FIFO (if

enabled) becomes empty.

When FIFOs are enabled (i.e. bit 0 of the FIFO Control Register is set), the UART can store up to 16 bytes of data for

transmission at a time. Transmission will continue until the TX FIFO is empty. The FIFO’s readiness to accept more data

is indicated by interrupt.

USB7002T/KDX 数据表(PDF) 31 Page - Microchip Technology

USB7002T/KDX 数据表(HTML) 31 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载