AX88872P datasheet(11/36 Pages) ASIX

11 / 36 page

ASIX ELECTRONICS CORPORATION

CONFIDENTIAL

AX88872P Swipeater Controller

PRELIMINARY

2.3 Expansion Bus Interface for 100 Mbps

Signal Name

Type Pin No.

Description

HIRD[3:0]

I/O/Z

/PU

156, 155

154, 153

INTER REPEATER DATA : Nibble data input/output. Transfer data from

the “active” AX88872/3 to all other “inactive” AX88872/3 chips. The bus-

master of the IRD bus is determined by IR_ACT bus arbitration.

/HIRD_V

I/O/Z

/PU

152

INTER REPEATER DATA VALID : This signal reflects the RX_DV

status of the active port. Used to frame good packets.

HIRD_CK

I/O/Z

/PU

151

INTER REPEATER CLOCK VALID : All inter repeater signals are

synchronized to the rising edge of this clock.

HIRD_ODIR

150

INTER REPEATER DATA IN/OUT DIRECTION :

This pin indicates the direction of IRD data .

“High” = HIRD[3:0], /HIRD_V , HIRD_CK are Output.

“Low” = HIRD[3:0], /HIRD_V , HIRD_CK are Input.

/LHIR_ACT[2:0]

I/O/OC 128, 126

125

LOCAL REPEATER ACTIVITY IN/OUT : the function is the same as

/HIR_ACTO[3:0] but for local repeater activity only.

/HIR_ACTI[3:0]

I/PU

132, 131

130, 129

INTER REPEATER ACTIVITY IN: These pins perform the same

function as /HIR_ACTO[3:0] when they serve as input function. Then the

/HIR_ACTO[3:0] insert external buffers the input function must be replaced

with /HIR_ACTI [3:0].

/HIR_ACTO[3:0]

I/O/OC 148, 147

146, 145

INTER REPEATER ACTIVITY IN/OUT: The local repeater activity

appearance, the signal of the related RID (Repeater ID) will be asserted and

as an output pin. All other pins serve as input pins but except the collision

conditions. When collision occurs , the signal of related (RID-1) pins will

also serve as outputs and will active during local collision period. The

exception case is when RID = 0, then (RID-1) is replaced with (RID+1).

2.4 Expansion Bus Interface for 10 Mbps

Signal Name

Type Pin No.

Description

TIRD[3:0]

I/O/Z

/PU

106, 105

103, 102

INTER REPEATER DATA : Nibble data input/output. Transfer data from

the “active” AX88872/3 to all other “inactive” AX88872/3 chips. The bus-

master of the IRD bus is determined by IR_ACT bus arbitration.

/TIRD_V

I/O/Z

/PU

100

INTER REPEATER DATA VALID : This signal reflects the RX_DV

status of the active port. Used to frame good packets.

TIRD_CK

I/O/Z

/PU

INTER REPEATER CLOCK VALID : All inter repeater signals are

synchronized to the rising edge of this clock.

TIRD_ODIR

INTER REPEATER DATA IN/OUT DIRECTION :

This pin indicates the direction of data for external transceiver.

“High” = TIRD[3:0], /TIRD_V , TIRD_CK are Output.

“Low” = TIRD[3:0], /TIRD_V , TIRD_CK are Input.

/LTIR_ACT[2:0]

I/O/OC 109, 108

107

LOCAL REPEATER ACTIVITY IN/OUT : the function is the same as

/TIR_ACTO[3:0] but for local repeater activity only.

/TIR_ACTI[3:0]

I/PU

119, 118

117, 116

INTER REPEATER ACTIVITY IN: These pins perform the same

function as /HIR_ACTO[3:0] when they serve as input function. Then the

/HIR_ACTO[3:0] insert external buffers the input function must be replaced

with /HIR_ACTI [3:0].

/TIR_ACTO[3:0]

I/O/OC 124, 123

121,120

INTER REPEATER ACTIVITY IN/OUT: The local repeater activity

appearance, the signal of the related RID (Repeater ID) will be asserted and

as an output pin. All other pins serve as input pins but except the collision

conditions. When collision occurs , the signal of related (RID-1) pins will

also serve as outputs and will active during local collision period. The

exception case is when RID = 0, then (RID-1) is replaced with (RID+1).

AX88872P 数据表(PDF) 11 Page - ASIX Electronics Corporation

AX88872P 数据表(HTML) 11 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载

链接网址

AX88872P 数据表(PDF) 11 Page - ASIX Electronics Corporation

AX88872P 数据表(HTML) 11 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表 下载

链接网址

数据表下载