AM6412...ALV datasheet(227/244 Pages) TI

227 / 244 page

9.3.2 OSPI/QSPI/SPI Board Design and Layout Guidelines

The following section details the PCB routing guidelines that must be observed when connecting OSPI, QSPI, or

SPI devices.

9.3.2.1 No Loopback, Internal PHY Loopback, and Internal Pad Loopback

• The OSPI[x]_CLK output pin must be connected to the CLK input pin of the attached OSPI/QSPI/SPI device

• The signal propagation delay from the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to

B) must be ≤ 450 ps (~7cm as stripline or ~8cm as microstrip)

• The signal propagation delay of each OSPI[x]_D[y] and OSPI[x]_CSn[z] pin to the corresponding attached

OSPI/QSPI/SPI device data and control pin (E to F, or F to E) must be approximately equal to the signal

propagation delay from the OSPI[x]_CLK pin to the attached OSPI/QSPI/SPI device CLK pin (A to B)

• 50 Ω PCB routing is recommended along with series terminations, as shown in Figure 9-1

• Propagation delays and matching:

– (A to B) ≤ 450 ps

– (E to F, or F to E) = ((A to B) ± 60 ps)

OSPI[x]_CLK

OSPI/QSPI/SPI

Device Clock Input

OSPI/QSPI/SPI

Device IO[y], CS#

OSPI[x]_D[y],

OSPI[x]_CSn[z]

OSPI_Board_01

OSPI[x]_LBCLKO

OSPI[x]_DQS

OSPI Device DQS

* 0 Ω resistor (R1), located as close as possible to the OSPI[x]_CLK pin, is placeholder for fine tuning, if needed.

Figure 9-1. OSPI Connectivity Schematic for No Loopback, Internal PHY Loopback, and Internal Pad

Loopback

www.ti.com

AM6442, AM6441, AM6421, AM6412, AM6411

SPRSP56D – JANUARY 2021 – REVISED JULY 2022

Submit Document Feedback

227

Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411

AM6412...ALV 数据表(PDF) 227 Page - Texas Instruments