AM6412...ALV datasheet(230/244 Pages) TI

230 / 244 page

9.3.3 USB VBUS Design Guidelines

The USB 3.1 specification allows the VBUS voltage to be as high as 5.5 V for normal operation, and as high as

20 V when the Power Delivery addendum is supported. Some automotive applications require a max voltage to

be 30 V.

The device requires the VBUS signal voltage be scaled down using an external resistor divider (as shown in

the Figure 9-4), which limits the voltage applied to the actual device pin (USB0_VBUS). The tolerance of these

external resistors should be equal to or less than 1%, and the leakage current of zener diode at 5 V should be

less than 100 nA.

Device

USBn_VBUS

J7ES_USB_VBUS_01

VSS

16.5 kΩ

10 kΩ

3.5 kΩ

VBUS signal

(BZX84C6V8 or equivalent)

6.8V

Figure 9-4. USB VBUS Detect Voltage Divider / Clamp Circuit

The USB0_VBUS pin can be considered to be fail-safe because the external circuit in Figure 9-4 limits the input

current to the actual device pin in a case where VBUS is applied while the device is powered off.

9.3.4 System Power Supply Monitor Design Guidelines

The VMON_VSYS pin provides a way to monitor a system power supply. This system power supply is typically

a single pre-regulated power source for the entire system and should be connected to the VMON_VSYS pin via

and external resistor divider circuit. This system supply is monitored by comparing the external voltage divider

output voltage to an internal voltage reference, where a power fail event will be triggered when the voltage

applied to VMON_VSYS drops below the internal reference voltage. The actual system power supply voltage trip

point is determined by the system designer when selecting component values used to implement the external

resistor voltage divider circuit.

When designing the resistor divider circuit it is important to understand various factors which contribute to

variability in the system power supply monitor trip point. The first thing to consider is the initial accuracy of

the VMON_VSYS input threshold which has a nominal value of 0.45 V, with a variation of ±3%. Precision

1% resistors with similar thermal coefficient are recommended for implementing the resistor voltage divider.

This minimizes variability contributed by resistor value tolerances. Input leakage current associated with

VMON_VSYS must also be considered since any current flowing into the pin creates a loading error on the

voltage divider output. The VMON_VSYS input leakage current may be in the range of 10 nA to 2.5 µA when

applying 0.45 V.

Note

The resistor voltage divider shall be designed such that its output voltage never exceeds the

maximum value defined in the Recommended Operating Conditions section, during normal operating

conditions.

Figure 9-5 presents an example, where the system power supply is nominally 5 V and the maximum trigger

threshold is 5 V - 10%, or 4.5 V.

AM6442, AM6441, AM6421, AM6412, AM6411

SPRSP56D – JANUARY 2021 – REVISED JULY 2022

www.ti.com

230

Submit Document Feedback

Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411

AM6412...ALV 数据表(PDF) 230 Page - Texas Instruments

AM6412...ALV 数据表(HTML) 230 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载