ADF4377 datasheet(4/79 Pages) AD

4 / 79 page

Data Sheet

ADF4377

SPECIFICATIONS

analog.com

Rev. 0 | 4 of 79

Table 1.

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions/Comments

530

VOH − VOL measurement across a differential

pair with output driver not toggling and

CLKOUT1_OP = CLKOUT2_OP = 2

640

VOH − VOL measurement across a differential

pair with output driver not toggling and

CLKOUT1_OP = CLKOUT2_OP = 3

Output Resistance

100

Ω

Differential

Output Common Mode

VCLK – 1.2

× VOD

Output Rise Time

20% to 80%, CLKOUT1_OP = CLKOUT2_OP

= 1

Output Fall Time

80% to 20%, CLKOUT1_OP = CLKOUT2_OP

= 1

Output Duty Cycle

Skew, CLK1P to CLK2P

±0.5

REFERENCE INPUT TO OUTPUT DELAY

Device setup4 for all delay specifications

unless noted, measure rising reference edge

at REFP input to rising edge at CLK1P output

Propagation Delay Temperature Coefficient

tPD-TC

0.03

ps/°C

REF_SEL = 0

Propagation Delay

tPD

104

fOUT = 12 GHz, fREF = 200 MHz, fPFD = 200

MHz, R_DIV = 1, REF_SEL = 0

112

fOUT = 6 GHz, fREF = 200 MHz, fPFD = 200

MHz, R_DIV = 1, REF_SEL = 0

110

fOUT = 3 GHz, fREF = 200 MHz, fPFD = 200

MHz, R_DIV = 1, REF_SEL = 0

110

fOUT = 1.6 GHz, fREF = 200 MHz, fPFD = 200

MHz, R_DIV = 1, REF_SEL = 0

122

fOUT = 3 GHz, fREF = 100 MHz, fPFD = 200

MHz, EN_RDBLR = 1, REF_SEL = 0

N_DEL, R_DEL Step Size

N_DEL Range

110

N_DEL = 127, R_DEL = 0

R_DEL Range

127

N_DEL = 0, R_DEL = 127

LOGIC INPUTS (CSB, SCLK, SDIO, ENCLK1, and

ENCLK2 )

Input High Voltage

VINH

1.2

Input Low Voltage

VINL

0.6

Input Current

IIH/IIL

±1

µA

Input Capacitance (CSB, SCLK, ENCLK1, ENCLK2)

CIN

SDIO

CIN-SDIO

LOGIC INPUT (CE Pin)

Input High Voltage

VINH-CE

1.8

Input Low Voltage

VINL-CE

0.8

Input Current

IIH-CE/IIL-CE

±1

μA

Input Capacitance

CIN-CE

LOGIC OUTPUTS (SDIO, SDO, LKDET, MUXOUT)

Output High Voltage (1.8 V Mode)

VOH

1.5

1.8

IOH = 500 μA, 1.8 V output selected (default

setting)

Output High Voltage (3.3 V Mode)

VOH-3V

V3.3V − 0.4

IOH = 500 μA, 3.3 V output selected, set by

voltage on V3_LDO pin

Output Low Voltage

VOL

0.4

IOL = 500 μA

SDO High-Z Leakage

IZH/IZL

±1

μA

ADF4377 数据表(PDF) 4 Page - Analog Devices

ADF4377 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载

链接网址

ADF4377 数据表(PDF) 4 Page - Analog Devices

ADF4377 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表 下载

链接网址

数据表下载