| 数据搜索系统,热门电子元器件搜索 |
|
ADF4377 数据表(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4377 数据表(HTML) 3 Page - Analog Devices |
|
3 / 79 page ![]() Data Sheet ADF4377 SPECIFICATIONS analog.com Rev. 0 | 3 of 79 3.3 V Supply Group 1 pins voltage (V3.3V_1) = 3.3 V Supply Group 2 pins voltage (V3.3V_2) = 3.15 V to 3.45 V, VV5_VCO = VV5_CP = VV5_CAL = 4.75 V to 5.25 V, all voltages are with respect to GND, TA = −40°C to +105°C, operating temperature range, unless otherwise noted. Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments REFERENCE INPUTS (REFP, REFN) Input Frequency fREF 10 1000 MHz Input Signal Level VREF 0.5 2.6 V p-p Refer to Figure 61 Minimum Input Slew Rate 100 V/μs Input Duty Cycle 50 % Self-Bias Voltage 1.85 V Input Resistance 3 kΩ Differential Input Capacitance 1 pF Differential Input Current −2 μA Reference Peak Detector Input Frequency 10 1000 MHz Minimum Input Signal Detected (REF_OK Bit = 1) 200 mV p-p fREF = 100 MHz, single-ended sine wave Maximum Input Signal Not Detected (REF_OK Bit = 0) 160 mV p-p fREF = 100 MHz, single-ended sine wave REFERENCE DIVIDER 1 63 All integers included REFERENCE DOUBLER Input Frequency 10 250 MHz EN_RDBLR = 1 PHASE/FREQUENCY DETECTOR (PFD) Input Frequency fPFD 3 500 MHz CHARGE PUMP (CP) Output Current Range ICP 0.79 to 11.1 mA Set by CP_I bit fields Output Current Source/Sink Accuracy ±2 % All CP_I bit field settings, VCP = VV5_CP/2 Output Current Source/Sink Matching ±2 % All CP_I bit field settings, VCP = VV5_CP/2 Output Current vs. Output Volt Sensitivity 0.2 %/V VCP1 Output Current vs. Temperature 280 ppm/°C VCP = VV5_CP/2 Output High-Z Leakage Current −0.01 μA Minimum ICP, VCP1 −0.3 μA Maximum ICP, VCP1 VCO Frequency Range fVCO 6.4 12.8 GHz Tuning Sensitivity KVCO 0.75 to 1.25 %Hz/V KVCO2, 3 VCO Calibration Frequency fDIV_RCLK 125 MHz Must set DCLK_MODE = 1, when fDIV_RCLK > 80 MHz FEEDBACK DIVIDER (N) AND CLOCK OUTPUT DIVIDER (O) N 2 4095 All integers included O 1 8 1, 2, 4, 8 CLOCK OUTPUTS (CLK1P and CLK1N, CLK2P and CLK2N) Differential termination = 100 Ω for all clock output specifications unless noted Output Frequency fOUT 0.8 12.8 GHz Output Differential Voltage VOD 320 mV VOH − VOL measurement across a differential pair with output driver not toggling and CLKOUT1_OP = CLKOUT2_OP = 0 420 mV VOH − VOL measurement across a differential pair with output driver not toggling and CLKOUT1_OP = CLKOUT2_OP = 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |