 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADF4377 数据表(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4377 数据表(HTML) 1 Page - Analog Devices |
|
|
1 / 79 page  Data Sheet ADF4377 Microwave Wideband Synthesizer with Integrated VCO Rev. 0 DOCUMENT FEEDBACK TECHNICAL SUPPORT Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. FEATURES ► Output frequency range: 800 MHz to 12.8 GHz ► Jitter = 18 fsRMS (integration bandwidth: 100 Hz to 100 MHz) ► Jitter = 27 fsRMS (ADC SNR method) ► Wideband noise floor: −160 dBc/Hz at 12 GHz ► PLL specifications ► −239 dBc/Hz: normalized in-band phase noise floor ► −147 dBc/Hz: normalized in-band 1/f noise ► Phase detector frequency up to 500 MHz ► Reference input frequency up to 1000 MHz ► Typical spurious fPFD: −95 dBc at fOUT = 12 GHz ► Reference input to output delay specifications ► Device-to-device standard deviation: 3 ps ► Temperature coefficient: 0.03 ps/°C ► Adjustment step size: < ±0.1 ps ► Multichip output phase alignment ► 3.3 V and 5 V power supplies ► 7 mm × 7 mm 48-lead LGA APPLICATIONS ► High performance data converter and MxFE clocking ► Wireless infrastructure (MC-GSM, 5G) ► Test and measurement GENERAL DESCRIPTION The ADF4377 is a high performance, ultralow jitter, dual output integer-N phased locked loop (PLL) with an integrated voltage con- trolled oscillator (VCO) ideally suited for data converter and mixed signal front end (MxFE) clock applications. The high performance PLL has a figure of merit of −239 dBc/Hz, ultralow 1/f noise, and a high phase frequency detector (PFD) frequency that can achieve ultralow in-band noise and integrated jitter. The fundamental VCO and output divider of the ADF4377 generate frequencies from 800 MHz to 12.8 GHz. The ADF4377 integrates all necessary power supply bypass capacitors, saving board space on compact boards. For multiple data converter and MxFE clock applications, the ADF4377 simplifies clock alignment and calibration routines re- quired with other clock solutions by implementing the automatic reference to output synchronization feature, the matched reference to output delays across process, voltage, and temperature feature, and the less than ±0.1 ps, jitter free reference to output delay adjustment capability feature. These features allow for predictable and precise multichip clock and system reference (SYSREF) alignment. JESD204B and JESD204C Subclass 1 solutions are supported by pairing the ADF4377 with an integrated circuit (IC) that distributes pairs of reference and SYSREF signals. FUNCTIONAL BLOCK DIAGRAM Figure 1. |
类似零件编号 - ADF4377 |
|
类似说明 - ADF4377 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
