MPC8540 datasheet(89/1302 Pages) FREESCALE

89 / 1302 page

MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1

Freescale Semiconductor

lxxxix

CCSR

Configuration control and status register

CEPT

Conference des administrations Europeanes des Postes et Telecommunications (European

Conference of Postal and Telecommunications Administrations).

COL

Collision

CRC

Cyclic redundancy check

CRS

Carrier sense

DDR

Double data rate

DMA

Direct memory access

DPLL

Digital phase-locked loop

DRAM

Dynamic random access memory

DUART

Dual universal asynchronous receiver/transmitter

Effective address

ECC

Error checking and correction

ECM

e500 coherency module

EEST

Enhanced Ethernet serial transceiver

EHPI

Enhanced host port interface

EPROM

Erasable programmable read-only memory

FCS

Frame-check sequence

GCI

General circuit interface

GMII

Gigabit media independent interface

GPCM

General-purpose chip-select machine

GPIO

General-purpose I/O

GPR

General-purpose register

GUI

Graphical user interface

HDLC

High-level data link control

I2C

Inter-integrated circuit

IDL

Inter-chip digital link

IEEE

Institute of Electrical and Electronics Engineers

IPG

Interpacket gap

IrDA

Infrared Data Association

ISDN

Integrated services digital network

ITLB

Instruction translation lookaside buffer

Integer unit

Table 1. Acronyms and Abbreviated Terms (continued)

Term

Meaning

MPC8540 数据表(PDF) 89 Page - Freescale Semiconductor, Inc

MPC8540 数据表(HTML) 89 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载