数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8540 数据表(PDF) 104 Page - Freescale Semiconductor, Inc

部件名 MPC8540
功能描述  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8540 数据表(HTML) 104 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 100Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 101Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 102Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 103Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 104Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 105Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 106Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 107Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 108Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
1-10
Freescale Semiconductor
Overview
— Completion and refetch serialization control
— Synchronization for all instruction flow changes—interrupts and mispredicted branches
•
Two simple execution units that perform the following:
— Single-cycle add and subtract
— Single-cycle shift and rotate
— Single-cycle logical operations
— Supports integer signal processing operations
•
Multiple-cycle execution unit (MU)
— Four-cycle latency for integer and floating-point multiplication (including integer,
fractional, and both vector and scalar floating-point multiply instructions).
— Variable-latency divide: 4, 11, 19, and 35 cycles for all Book E, SPE, and SPFP divide
instructions. Note that the MU allows divide instructions to bypass the second two MU
pipeline stages, freeing those stages for other MU instructions to execute in parallel.
— Four-cycle floating-point multiply
— Four-cycle floating-point add and subtract
•
Signal processing engine APU (SPE APU). The SIMD capability provided by the 64-bit
execution units (MIU, LSU, SIU1) is not a separate execution unit. The hardware that
executes 32-bit Book E instructions also executes the lower half of 64-bit SPU instructions.
— Single-cycle integer add and subtract
— Single-cycle logical operations
— Single-cycle shift and rotate
— Four-cycle integer pipelined multiplies
— 4-, 11-, 19-, and 35-cycle integer divides
— Four-cycle single instruction multiple data (SIMD) pipelined multiply-accumulate
(MAC)
— 64-bit accumulator for MAC operations
— Single-precision floating-point operations
•
Load/store unit (LSU)
— Three-cycle load latency
— Fully pipelined
— Four-entry load queue allows up to four load misses before stalling
— Can continue servicing load hits when load queue is full
— Six-entry store queue allows full pipelining of stores



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com