数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADC3561 数据表(PDF) 4 Page - Texas Instruments

部件名 ADC3561
功能描述  ADC356x 16-Bit, 0.5-MSPS to 65-MSPS, Low-Noise, Low Power ADC
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

ADC3561 数据表(HTML) 4 Page - Texas Instruments

  ADC3561 Datasheet HTML 1Page - Texas Instruments ADC3561 Datasheet HTML 2Page - Texas Instruments ADC3561 Datasheet HTML 3Page - Texas Instruments ADC3561 Datasheet HTML 4Page - Texas Instruments ADC3561 Datasheet HTML 5Page - Texas Instruments ADC3561 Datasheet HTML 6Page - Texas Instruments ADC3561 Datasheet HTML 7Page - Texas Instruments ADC3561 Datasheet HTML 8Page - Texas Instruments ADC3561 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 85 page
background image
Table 5-1. Pin Descriptions (continued)
PIN
TYPE
DESCRIPTION
NAME
NO.
SDIO
10
I
Serial interface data input and output. This pin has an internal 21 kΩ pull-down resistor.
NC
27,38,39
-
Do not connect
DIGITAL INTERFACE
DA0P
20
O
Positive differential serial LVDS output for lane 0, channel A
DA0M
19
O
Negative differential serial LVDS output for lane 0, channel A
DA1P
18
O
Positive differential serial LVDS output for lane 1, channel A
DA1M
17
O
Negative differential serial LVDS output for lane 1, channel A
DB0P
31
O
Positive differential serial LVDS output for lane 0, channel B.
Used only in dual band complex decimation. Default is powered down.
DB0M
32
O
Negative differential serial LVDS output for lane 0, channel B.
Used only in dual band complex decimation. Default is powered down.
DB1P
33
O
Positive differential serial LVDS output for lane 1, channel B.
Used only in dual band complex decimation. Default is powered down.
DB1M
34
O
Negative differential serial LVDS output for lane 1, channel B.
Used only in dual band complex decimation. Default is powered down.
DCLKP
23
O
Positive differential serial LVDS bit clock output.
DCLKM
22
O
Negative differential serial LVDS bit clock output.
FCLKP
28
O
Positive differential serial LVDS frame clock output.
FCLKM
29
O
Negative differential serial LVDS frame clock output.
DCLKINP
25
I
Positive differential serial LVDS bit clock input.
DCLKINM
24
I
Negative differential serial LVDS bit clock input.
POWER SUPPLY
AVDD
5,15,36
I
Analog 1.8-V power supply
GND
11,14,37,40,
PowerPad
I
Ground, 0 V
IOGND
26
I
Ground, 0 V for digital interface
IOVDD
21,30
I
1.8-V power supply for digital interface
ADC3561, ADC3562, ADC3563
SBAS990B – FEBRUARY 2021 – REVISED OCTOBER 2022
www.ti.com
4
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: ADC3561 ADC3562 ADC3563



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com