数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

P89LPC952FBD 数据表(PDF) 52 Page - NXP Semiconductors

部件名 P89LPC952FBD
功能描述  8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 10-bit ADC
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

P89LPC952FBD 数据表(HTML) 52 Page - NXP Semiconductors

Back Button P89LPC952FBD Datasheet HTML 48Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 49Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 50Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 51Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 52Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 53Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 54Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 55Page - NXP Semiconductors P89LPC952FBD Datasheet HTML 56Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 66 page
background image
9397 750 14716
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Preliminary data sheet
Rev. 01— 16 September 2005
52 of 66
Philips Semiconductors
P89LPC952
8-bit microcontroller with 10-bit ADC
[1]
Parameters are valid over operating temperature range unless otherwise specified.
[2]
Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.
TSPICYC
SPI cycle time
see Figure 19, 20, 21, 22
slave
6
⁄
CCLK
-
500
-
ns
master
4
⁄
CCLK
-
333
-
ns
tSPILEAD
SPI enable lead time
see Figure 21, 22
slave
250
-
250
-
ns
tSPILAG
SPI enable lag time
see Figure 21, 22
slave
250
-
250
-
ns
tSPICLKH
SPICLK HIGH time
see Figure 19, 20, 21, 22
master
2
⁄
CCLK
-
165
-
ns
slave
3
⁄
CCLK
-
250
-
ns
tSPICLKL
SPICLK LOW time
see Figure 19, 20, 21, 22
master
2
⁄CCLK
-
165
-
ns
slave
3
⁄CCLK
-
250
-
ns
tSPIDSU
SPI data set-up time
see Figure 19, 20, 21, 22
100
-
100
-
ns
master or slave
tSPIDH
SPI data hold time
see Figure 19, 20, 21, 22
100
-
100
-
ns
master or slave
tSPIA
SPI access time
see Figure 21, 22
slave
0
120
0
120
ns
tSPIDIS
SPI disable time
see Figure 21, 22
slave
0
240
-
240
ns
tSPIDV
SPI enable to output
data valid time
see Figure 19, 20, 21, 22
slave
-
240
-
240
ns
master
-
167
-
167
ns
tSPIOH
SPI output data hold
time
see Figure 19, 20, 21, 22
0-
0
-
ns
tSPIR
SPI rise time
see Figure 19, 20, 21, 22
SPI outputs (SPICLK,
MOSI, MISO)
-
100
-
100
ns
SPI inputs (SPICLK,
MOSI, MISO, SS)
-
2000
-
2000
ns
tSPIF
SPI fall time
see Figure 19, 20, 21, 22
SPI outputs (SPICLK,
MOSI, MISO)
-
100
-
100
ns
SPI inputs (SPICLK,
MOSI, MISO, SS)
-
2000
-
2000
ns
Table 11:
Dynamic characteristics (12 MHz) …continued
VDD = 2.4 V to 3.6 V unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial applications, unless otherwise specified. [1] [2]
Symbol
Parameter
Conditions
Variable clock
fosc = 12 MHz
Unit
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com