SST26VF032BEUI datasheet(35/76 Pages) MICROCHIP

部件名	SST26VF032BEUI

功能描述	32 Mbit Serial Quad I/O (SQI) Flash Memory with EUI-48™ and EUI-64™ Identifier

PDF	76 Pages

Scroll/Zoom	100%

制造商	MICROCHIP [Microchip Technology]

网页	http://www.microchip.com

标志

35 / 76 page

 2019 Microchip Technology Inc.

DS20006152A-page 35

SST26VF032BEUI

5.34

Write Block-Protection Register

(WBPR)

The Write Block-Protection Register (WBPR) com-

mand changes the Block-Protection register data to

indicate the protection status. Execute WREN before

executing WBPR.

To execute a Write Block-Protection Register operation

the host drives CE# low, sends the Write Block-Protec-

tion Register command cycle (42H), sends 18 cycles of

data, and finally drives CE# high. Data input must be

most significant bit(s) first. See Table 5-6 for definitions

of each bit in the Block-Protection register. See Figures

5-38 and 5-39.

FIGURE 5-38:

WRITE BLOCK-PROTECTION REGISTER SEQUENCE (SQI)

FIGURE 5-39:

WRITE BLOCK-PROTECTION REGISTER SEQUENCE (SPI).

20005218 F35.1

MODE 3

SCK

SIO(3:0)

CE#

C1 C0

MODE 0

H0 L0

MSN LSN

H1 L1

H2 L2

H3 L3

H4 L4

H5 L5

HN LN

BPR [79:72]

BPR [7:0]

Note: MSN = Most Significant Nibble, LSN = Least Significant Nibble

Block-Protection Register (BPR) C[1:0]=42H

CE#

SCK

Data Byte0

01 2 3 4 5 6 7 8

Data Byte1

Data Byte2

Data ByteN

42H

15 16

23 24

31 32

MODE 0

MODE 3

OP Code

20005218 F66.1

Note: C[1:0]=42H

SST26VF032BEUI 数据表(PDF) 35 Page - Microchip Technology

SST26VF032BEUI 数据表(HTML) 35 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载