 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TDA4VL...ALZQ1 数据表(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VL...ALZQ1 数据表(HTML) 7 Page - Texas Instruments |
|
|
7 / 251 page  Table 5-1. Device Comparison (continued) FEATURES(6) REFERENCE NAME TDA4VE88 TDA4AL88 TDA4VL21 Multichannel Audio Serial Port MCASP0 16 Serializers 16 Serializers 16 Serializers MCASP1 5 Serializers 5 Serializers 5 Serializers MCASP2 5 Serializers 5 Serializers 5 Serializers MCASP3 3 Serializers 3 Serializers 3 Serializers MCASP4 5 Serializers 5 Serializers 5 Serializers MultiMedia Card/ Secure Digital Interface MMCSD0 eMMC (8-bits) eMMC (8-bits) eMMC (8-bits) MMCSD1 SD/SDIO (4-bits) SD/SDIO (4-bits) SD/SDIO (4-bits) Universal Flash Storage UFS 2L No No No Flash Subsystem (FSS) OSPI0 8-bits (5) 8-bits (5) 8-bits (5) OSPI1(7) 4-bits 4-bits 4-bits HyperBus Yes(5) Yes(5) Yes(5) 4x PCI Express Port with Integrated PHY PCIE0 Up to Four Lanes(4) Up to Four Lanes(4) Up to Four Lanes(4) Hyperlink HYP No(9) No(9) No(9) Gigabit Ethernet Interface MCU 1x RGMII or RMII 1x RGMII or RMII 1x RGMII or RMII Main 1x RGMII or RMII 1x RGMII or RMII 1x RGMII or RMII General-Purpose Timers TIMER 30 30 30 Enhanced High Resolution Pulse-Width Modulator Module eHRPWM 6 6 6 Enhanced Capture Module eCAP 3 3 3 Enhanced Quadrature Encoder Pulse Module eQEP 3 3 3 Universal Asynchronous Receiver and Transmitter UART 12 12 12 Universal Serial Bus (USB3.1) SuperSpeed Dual-Role-Device (DRD) Ports with SS PHY USB0 Yes(4) Yes(4) Yes(4) (1) Safety features including R5F Lockstep and SIL/ASIL ratings are only applicable to select part number variants as indicated by the Device Type (Y) identifier in the Table 10-1, Nomenclature Description table. (2) Device security features including Secure Boot and Customer Programmable Keys are applicable to select part number variants as indicated by the Device Type (Y) identifier in the Table 10-1, Nomenclature Description table (3) AEC-Q100 qualification is applicable to select part number variants as indicated by the Automotive Designator (Q1) identifier in the Table 10-1, Nomenclature Description table (4) USB3.0 and PCIE share a total of four SerDes lanes. (5) Two simultaneous flash interfaces configured as OSPI0 and OSPI1, or HyperBus and OSPI1. (6) J721S2 is the base part number for the superset device. Software should constrain the features used to match the intended production device. (7) OSPI1 module only pins out 4 pins and is referred to as QSPI in some contexts. (8) Part number variants with DDRSS1 as "No" should not use the DDR1_* pins. The DDR1_* pins should be connected as recommended in the section titled "Connections for Unused Pins" (9) Hyperlink is not supported on this SoC. System designs should not use the signals HYP_*, HYP0_*, HYP1_*. (10) Part number variants with DSI 4L TX as "1" can only use the DSI0 interface for DSI functionality. DSI1* balls can still be used for CSI1 functionality. www.ti.com TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1 SPRSP62 – DECEMBER 2022 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
