 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TDA4VL...ALZQ1 数据表(PDF) 79 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VL...ALZQ1 数据表(HTML) 79 Page - Texas Instruments |
|
|
79 / 251 page  6.3.17 PCIE 6.3.17.1 MAIN Domain Table 6-85. PCIE Signal Descriptions SIGNAL NAME PIN TYPE DESCRIPTION ALZ PIN PCIE1_CLKREQn IO PCIE Clock Request Signal AE25, R22 PCIE1_RXN0 I SERDES_PCIE Differential Receive Data (negative) AF9 PCIE1_RXN1 I SERDES_PCIE Differential Receive Data (negative) AE8 PCIE1_RXN2 I SERDES_PCIE Differential Receive Data (negative) AF6 PCIE1_RXN3 I SERDES_PCIE Differential Receive Data (negative) AE5 PCIE1_RXP0 I SERDES_PCIE Differential Receive Data (positive) AF10 PCIE1_RXP1 I SERDES_PCIE Differential Receive Data (positive) AE9 PCIE1_RXP2 I SERDES_PCIE Differential Receive Data (positive) AF7 PCIE1_RXP3 I SERDES_PCIE Differential Receive Data (positive) AE6 PCIE1_TXN0 O SERDES_PCIE Differential Transmit Data (negative) AH7 PCIE1_TXN1 O SERDES_PCIE Differential Transmit Data (negative) AG8 PCIE1_TXN2 O SERDES_PCIE Differential Transmit Data (negative) AG5 PCIE1_TXN3 O SERDES_PCIE Differential Transmit Data (negative) AD7 PCIE1_TXP0 O SERDES_PCIE Differential Transmit Data (positive) AH8 PCIE1_TXP1 O SERDES_PCIE Differential Transmit Data (positive) AG9 PCIE1_TXP2 O SERDES_PCIE Differential Transmit Data (positive) AG6 PCIE1_TXP3 O SERDES_PCIE Differential Transmit Data (positive) AD8 PCIE_REFCLK1_N_OUT O SERDES_PCIE Reference Clock Out Negative AH10 PCIE_REFCLK1_P_OUT O SERDES_PCIE Reference Clock Out Positive AH11 6.3.18 SERDES 6.3.18.1 MAIN Domain Table 6-86. SERDES0 Signal Descriptions SIGNAL NAME PIN TYPE DESCRIPTION ALZ PIN SERDES0_REFCLK_N IO Serdes Reference Clock Input/Output (negative) AH4 SERDES0_REFCLK_P IO Serdes Reference Clock Input/Output (positive) AH5 SERDES0_REXT(1) I External Calibration Resistor AC10 (1) An external 3.01 kΩ ±1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin. 6.3.19 DSI 6.3.19.1 MAIN Domain Table 6-87. DSI0 Signal Descriptions SIGNAL NAME PIN TYPE DESCRIPTION ALZ PIN DSI0_TXCLKN O DSI Transmit clock (negative) AH13 DSI0_TXCLKP O DSI Transmit clock (positive) AH14 DSI0_TXRCALIB(1) A DSI Transmit Calibration Resistor AC13 DSI0_TXN0 IO DSI Transmit (negative) AG12 DSI0_TXN1 O DSI Transmit (negative) AF13 DSI0_TXN2 O DSI Transmit (negative) AE12 DSI0_TXN3 O DSI Transmit (negative) AD13 DSI0_TXP0 IO DSI Transmit (positive) AG13 DSI0_TXP1 O DSI Transmit (positive) AF14 DSI0_TXP2 O DSI Transmit (positive) AE13 www.ti.com TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1 SPRSP62 – DECEMBER 2022 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 79 Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
