KSZ9567RTXI datasheet(71/232 Pages) MICROCHIP

71 / 232 page

 2017-2019 Microchip Technology Inc.

DS00002329D-page 71

KSZ9567R

5.1.1.5

PME Pin Control Register

5.1.1.6

Global Interrupt Status Register

This register provides the top level interrupt status for the LUE and GPIO trigger and timestamp functions. These inter-

rupts are enabled in the Global Interrupt Mask Register. For port specific interrupts, refer to the Port Interrupt Status

Address:

0x0006

Size:

8 bits

Bits

Description

Type

Default

7:2

RESERVED

PME Pin Output Enable

0 = Disabled

1 = Enabled

R/W

PME Pin Output Polarity

0 = PME is active low

1 = PME is active high

R/W

Address:

0x0010 - 0x0013

Size:

32 bits

Bits

Description

Type

Default

Lookup Engine (LUE) Interrupt Status

Refer to the Address Lookup Table Interrupt Register for detailed LUE

interrupt status bits.

0 = No interrupt

1 = Interrupt request

GPIO Pin Output Trigger and Timestamp Unit Interrupt Status

Refer to the GPIO Status Monitor 1 Register to determine whether it is a

Trigger Output Unit interrupt or a Timestamp Unit interrupt.

For the interrupt status for the port-based time stamping of PTP egress

frames, refer to the Port Interrupt Status Register and Port PTP Timestamp

Interrupt Status Register.

0 = No interrupt

1 = Interrupt request

29:0

RESERVED

KSZ9567RTXI 数据表(PDF) 71 Page - Microchip Technology

KSZ9567RTXI 数据表(HTML) 71 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载