| 数据搜索系统,热门电子元器件搜索 |
|
STE2001 数据表(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE2001 数据表(HTML) 1 Page - STMicroelectronics |
|
1 / 36 page ![]() 1/36 STE2001 October 2001 This is preliminary information on a new product now in development. Details are subject to change without notice. s 65 x 128 bits Display Data RAM s Configurable matrix: 65 x 128 or 33 x 128 s Programmable (65/33) MUX rate s Row by Row Scrolling s Automatic data RAM Blanking procedure s Selectable Input Interface: • I2C Bus Fast and Hs-mode (read and write) • Parallel Interface (write only) • Serial Interface (write only) s Fully Integrated Oscillator requires no external components s Fully Integrated Configurable LCD bias voltages generator with: • Selectable (5X, 4X, 3X, 2X) multiplication factor • Effective sensing for High Precision Output • Four selectable temperature compensation coefficients s Designed for chip-on-glass (COG) applications s Programmable bottom row pads mirroring and top row pads mirroring for compatible with both TCP and COG applications s Low Power Consumption, suitable for battery operated systems s Logic Supply Voltage range from 1.9 to 5V s High Voltage Generator Supply Voltage range from 2.4 to 4.5V s Display Supply Voltage range from 4.5 to 9V DESCRIPTION The STE2001 is a low power CMOS LCD controller driver. Designed to drive a 65 rows by 128 columns graphic display, provides all necessary functions in a single chip, including on-chip LCD supply and bias voltages generators, resulting in a minimum of exter- nals components and in a very low power consump- tion. The STE2001 features three standard interfaces (Serial, parallel, I2C) for ease of interfacing with the host µcontroller. Type Ordering Number Bumped Wafers STE2001DIE1 Bumped Dice on Waffle Pack STE2001DIE2 PRODUCT PREVIEW 65 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER Figure 1. Block Diagram COLUMN DRIVERS ROW DRIVERS DATA LATCHES 65 x 128 RAM DISPLAY CONTROL LOGIC SCROLL LOGIC DATA REGISTER I2CBUS INSTRUCTION REGISTER OSC CO to C127 R0 to R64 OSC VLCDIN VLCDSENSE RES VDD1,2,3 CLOCK TIMING GENERATOR BIAS VOLTAGE GENERATOR HIGH VOLTAGE GENERATOR RESET TEST SHIFT REGISTER VLCDOUT VSS1,2 SEL1,2 SAO TEST_0_13 SDA_IN SDA_OUT SCL DB0 to DB7 E PD/C PARALLEL SERIAL D00IN1137 SCE SDIN SCLK SD/C BSY_FLG |
类似零件编号 - STE2001 |
|
类似说明 - STE2001 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |