STE2004 datasheet(60/66 Pages) STMICROELECTRONICS

60 / 66 page

STE2004

60/66

Figure 75. Serial interface Timing

Notes: 1.

2. All timing values are valid within the operating supply voltage and ambient temperature ranges and referenced to VIL and VIH with

an input voltage swing of VSS to VDD

3. Cb is the capacitive load for each bus line.

4. For bus line loads Cb between 100 and 400pF the timing parameters must be linearly interpolated

5. CVLCD is the filtering CApacitor on VLCD

6. Trise and Tfall (30%-70%) -10ns

7. I2C bus AC Characteristics are tested by correlation

Table 23 Electrical Characteristics (continued)

AC OPERATION (continued)

(VDD1 = 1.7 to 3.6 V; VDD2 = 1.75 to 4.5 V; Vss1,2 = 0V; VLCD = 4.5 to 15 V; Tamb =-40 to 85°C; unless otherwise specified)

Symbol

Parameter

Test Condition

Min.

Typ.

Max.

Unit

SERIAL INTERFACE

FSCLK

Clock Frequency

VDD1 = 1.7V;

MHz

TCYC

Clock Cycle SCLK

125

TPWH1

SCLK pulse width HIGH

TPWL1

SCLK Pulse width LOW

TS2

CS setup time

VDD1 = 1.7V

TH2

CS hold time

TPWH2

CS minimum high time

TS3

SD/C setup time

TH3

SD/C hold time

TS4

SDIN setup time

TH4

SDIN hold time

TS5

SDOUT Access Time

TH5

SDOUT Disable Time vs. SCLK

TH6

SDOUT Disable Time vs. CS

D/C

tS2

tS3

tS4

tH2

tPWH2

SDIN

SCLK

tH3

tH4

tPWL1

tWH1

tS2

tCYC

SOUT

tS5

tH5

tH6

LR0096

frame

osc

960

----------

STE2004 数据表(PDF) 60 Page - STMicroelectronics

STE2004 数据表(HTML) 60 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载