STE2004 datasheet(7/66 Pages) STMICROELECTRONICS

7 / 66 page

7/66

STE2004

Figure 4. Master Slave Logic Connection with frame Synchronization

Figure 5. Master Slave Logic Connection without frame Synchronization

3.5 Bias Levels

To properly drive the LCD, six (Including VLCD and VSS) different voltage (Bias) levels are generated.

The ratios among these levels and VLCD, should be selected according to the MUX ratio (m). They are

established to be (Fig. 6):

Figure 6. Bias level Generator

thus providing an 1/(n+4) ratio, with n calculated from:

For m = 65, n = 5 and an 1/9 ratio is set.

For m = 49, n =4 and an 1/8 ratio is set.

The STE2004 provides three bits (BS0, BS1, BS2) for programming the desired Bias Ratio as shown below:

OSCOUT

LR0219

STE2004

VDD1AUX

STE2004

FROUT

OSCIN

FRIN

OSCIN FRIN

OSCOUT

FROUT

OSCOUT

LR0220

STE2004

VDD1AUX

STE2004

FROUT

OSCIN FRIN

OSCOUT

FROUT

VDD1AUX

OSCIN

FRIN

LCD

------------- V

LCD ,

------------- V

LCD ,

------------- V

LCD ,

------------- V

LCD ,VSS

VLCD

VSS

·VLCD

n + 3

n + 4

n + 2

n + 4

D00IN1150

–

STE2004 数据表(PDF) 7 Page - STMicroelectronics

STE2004 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

STE2004 数据表(PDF) 7 Page - STMicroelectronics

STE2004 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载