| 数据搜索系统,热门电子元器件搜索 |
|
STM32U545NET6QTR 数据表(PDF) 75 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U545NET6QTR 数据表(HTML) 75 Page - STMicroelectronics |
|
75 / 283 page ![]() DS14216 Rev 1 75/283 STM32U545xx Functional overview 88 • TIM15, 16 and 17 They are general-purpose timers with mid-range features. They have 16-bit auto-reload upcounters and 16-bit prescalers. – TIM15 has two channels and one complementary channel – TIM16 and TIM17 have one channel and one complementary channel All channels can be used for input capture/output compare, PWM or one-pulse mode output. The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation. The counters can be frozen in Debug mode. 3.39.3 Basic timers (TIM6 and TIM7) The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebase. 3.39.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4) The devices embed four low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by HSI16, MSI, LSE, LSI or an external clock. They are able to wake up the system from Stop mode. LPTIM1, LPTIM3, and LPTIM4 are active in Stop 0, Stop 1 and Stop 2 modes. LPTIM2 is active in Stop 0 and Stop 1 mode. The low-power timer supports the following features: • 16-bit up counter with 16-bit autoreload register • 3-bit prescaler with eight possible dividing factors (1, 2, 4, 8, 16, 32, 64, 128) • Selectable clock – Internal clock sources: LSE, LSI, HSI16, MSIK (LPTIM1, LPTIM3, LPTIM4 only) or APB clock (LPTIM2 only) – External clock source over LPTIM input (working with no LP oscillator running, used by Pulse Counter application) • 16-bit ARR autoreload register • 16-bit capture/compare register • Continuous/One-shot mode • Selectable software/hardware input trigger • Programmable digital glitch filter • Configurable output: pulse, PWM • Configurable I/O polarity • Encoder mode • Repetition counter • Up to 2 independent channels for: – Input capture – PWM generation (edge-aligned mode) – One-pulse mode output • Interrupt generation on 10 events |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |