STM32U535NET6QTR datasheet(78/278 Pages) STMICROELECTRONICS

78 / 278 page

Functional overview

STM32U535xx

78/278

DS14217 Rev 1

•

LIN master synchronous break send capability and LIN slave break detection capability

–

13-bit break generation and 10/11-bit break detection when USART is hardware

configured for LIN

•

IrDA SIR encoder decoder supporting 3/16-bit duration for Normal mode

•

Smartcard mode

–

Supports the T = 0 and T = 1 asynchronous protocols for smartcards as defined in

the ISO/IEC 7816-3 standard

–

0.5 and 1.5 stop bits for Smartcard operation

•

Support for Modbus communication

–

Timeout feature

–

CR/LF character recognition

3.39.2

Low-power universal asynchronous receiver transmitter (LPUART)

The LPUART supports bidirectional asynchronous serial communication with minimum

power consumption. It also supports half-duplex single-wire communication and modem

operations (CTS/RTS). It allows multiprocessor communication.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to

9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame

while having an extremely low energy consumption. Higher-speed clock can be used to

reach higher baudrates.

The LPUART interface can be served by the DMA controller.

The LPUART main features are:

•

Full-duplex asynchronous communications

•

NRZ standard format (mark/space)

•

Programmable baud rate

•

From 300 baud/s to 9600 baud/s using a 32.768 kHz clock source

•

Higher baud rates can be achieved by using a higher frequency clock source

•

Two internal FIFOs to transmit and receive data

Each FIFO can be enabled/disabled by software and come with status flags for

FIFO states.

•

Dual-clock domain with dedicated kernel clock for peripherals independent from PCLK

•

Programmable data word length (7 or 8 or 9 bits)

•

Programmable data order with MSB-first or LSB-first shifting

•

Configurable stop bits (1 or 2 stop bits)

•

Single-wire half-duplex communications

•

Continuous communications using DMA

•

Received/transmitted bytes are buffered in reserved SRAM using centralized DMA

•

Separate enable bits for transmitter and receiver

•

Separate signal polarity control for transmission and reception

•

Swappable Tx/Rx pin configuration

•

Hardware flow control for modem and RS-485 transceiver

STM32U535NET6QTR 数据表(PDF) 78 Page - STMicroelectronics

STM32U535NET6QTR 数据表(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载