数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32U535NET6QTR 数据表(PDF) 83 Page - STMicroelectronics

部件名 STM32U535NET6QTR
功能描述  Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, up to 512 KB flash memory, 274 KB SRAM
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32U535NET6QTR 数据表(HTML) 83 Page - STMicroelectronics

Back Button STM32U535NET6QTR Datasheet HTML 79Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 80Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 81Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 82Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 83Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 84Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 85Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 86Page - STMicroelectronics STM32U535NET6QTR Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 278 page
background image
DS14217 Rev 1
83/278
STM32U535xx
Functional overview
84
Conform with CAN protocol version 2.0 part A, B and ISO 11898-1: 2015, -4
CAN FD with maximum 64 data bytes supported
CAN error logging
AUTOSAR and J1939 support
Improved acceptance filtering
2 receive FIFOs of three payloads each (up to 64 bytes per payload)
Separate signaling on reception of high priority messages
Configurable transmit FIFO / queue of three payload (up to 64 bytes per payload)
Configurable transmit Event FIFO
Programmable loop-back test mode
Maskable module interrupts
Two clock domains: APB bus interface and CAN core kernel clock
Power-down support
3.44
USB full speed (USB)
USB main features
USB specification version 2.0 full-speed compliant
Host and device functions
2048 bytes of dedicated SRAM data buffer memory with 32-bit access
USB clock recovery
Configurable number of endpoints from 1 to 8
Cyclic redundancy check (CRC) generation/checking, non-return-to-zero inverted
(NRZI) encoding/decoding, and bit-stuffing
Isochronous transfers support
Double-buffered bulk/isochronous endpoint support
USB suspend/resume operations
Frame-locked clock pulse generation
USB 2.0 Link power management support
Battery charging specification revision 1.2 support in device
3.45
Development support
3.45.1
Serial-wire/JTAG debug port (SWJ-DP)
The Arm SWJ-DP interface is embedded and is a combined JTAG and serial-wire debug
port that enables either a serial wire debug or a JTAG probe to be connected to the target.
Debug is performed using two pins only instead of five required by the JTAG (JTAG pins can
be re-used as GPIO with alternate function): the JTAG TMS and TCK pins are shared with
SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to
switch between JTAG-DP and SW-DP.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com