数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32G0C1NET7 数据表(PDF) 33 Page - STMicroelectronics

部件名 STM32G0C1NET7
功能描述  Arm® Cortex®-M0 32-bit MCU, up to 512KB Flash, 144KB RAM,6x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32G0C1NET7 数据表(HTML) 33 Page - STMicroelectronics

Back Button STM32G0C1NET7 Datasheet HTML 29Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 30Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 31Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 32Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 33Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 34Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 35Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 36Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 159 page
background image
DS13564 Rev 4
33/159
STM32G0C1xC/xE
Functional overview
36
Features of the I2C peripheral:
I2C-bus specification and user manual rev. 5 compatibility:
Slave and master modes, multimaster capability
Standard-mode (Sm), with a bitrate up to 100 kbit/s
Fast-mode (Fm), with a bitrate up to 400 kbit/s
Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os
7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
Programmable setup and hold times
Clock stretching
SMBus specification rev 3.0 compatibility:
Hardware PEC (packet error checking) generation and verification with ACK
control
Command and data acknowledge control
Address resolution protocol (ARP) support
Host and Device support
SMBus alert
Timeouts and idle condition detection
PMBus rev 1.3 standard compatibility
Independent clock: a choice of independent clock sources allowing the I2C
communication speed to be independent of the PCLK reprogramming
Wakeup from Stop mode on address match
Programmable analog and digital noise filters
1-byte buffer with DMA capability
3.23
Universal synchronous/asynchronous receiver transmitter
(USART)
The device embeds universal synchronous/asynchronous receivers/transmitters that
communicate at speeds of up to 8 Mbit/s.
Table 8. I2C implementation
I2C features(1)
1. X: supported
I2C1
I2C2
I2C3
Standard mode (up to 100 kbit/s)
X
X
Fast mode (up to 400 kbit/s)
X
X
Fast Mode Plus (up to 1 Mbit/s) with extra output drive I/Os
X
X
Programmable analog and digital noise filters
X
X
SMBus/PMBus hardware support
X
-
Independent clock
X
-
Wakeup from Stop mode on address match
X
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com