| 数据搜索系统,热门电子元器件搜索 |
|
SN250 数据表(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SN250 数据表(HTML) 39 Page - STMicroelectronics |
|
39 / 130 page ![]() SN250 Functional description—application modules 39/130 GPIO_DIRSETL [0x471A] GPIO_DIRCLRH [0x471C] GPIO_DIRCLRL [0x471E] 15 0-W 14 0-W 13 0-W 12 0-W 11 0-W 10 0-W 9 0-W 8 0-W GPIO_DIRSETL GPIO_DIRSETL 0-W 7 0-W 6 0-W 5 0-W 4 0-W 3 0-W 2 0-W 1 0-W 0 GPIO_DIRSETL [15:0] Set the output enable of GPIO[15:0] pins. Only writing ones into this register will have an effect. Any bit that has one written to it will cause the corresponding bit in GPIO_DIRL to become 1. 15 0-R 14 0-R 13 0-R 12 0-R 11 0-R 10 0-R 9 0-R 8 0-R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO_ DIRCLRH 0-R 7 0-R 6 0-R 5 0-R 4 0-R 3 0-R 2 0-R 1 0-W 0 GPIO_DIRCLRH [0] Clear the output enable of GPIO[16] pin. Only writing ones into this register will have an effect. Any bit that has one written to it will cause the corresponding bit in GPIO_DIRH to become 0. 15 0-W 14 0-W 13 0-W 12 0-W 11 0-W 10 0-W 9 0-W 8 0-W GPIO_DIRCLRL GPIO_DIRCLRL 0-W 7 0-W 6 0-W 5 0-W 4 0-W 3 0-W 2 0-W 1 0-W 0 GPIO_DIRCLRL [15:0] Clear the output enable of GPIO[15:0] pins. Only writing ones into this register will have an effect. Any bit that has one written to it will cause the corresponding bit in GPIO_DIRL to become 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |