数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9511-VCO/PCB 数据表(PDF) 26 Page - Analog Devices

部件名 AD9511-VCO/PCB
功能描述  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9511-VCO/PCB 数据表(HTML) 26 Page - Analog Devices

Back Button AD9511-VCO/PCB Datasheet HTML 22Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 23Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 24Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 25Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 26Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 27Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 28Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 29Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 30Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 60 page
background image
AD9511
Rev. A | Page 26 of 60
TYPICAL MODES OF OPERATION
PLL WITH EXTERNAL VCXO/VCO FOLLOWED BY
CLOCK DISTRIBUTION
This is the most common operational mode for the AD9511.
An external oscillator (shown as VCO/VCXO) is phase locked
to a reference input frequency applied to REFIN. The loop filter
is usually a passive design. A VCO or a VCXO can be used. The
CLK2 input is connected internally to the feedback divider, N.
The CLK2 input provides the feedback path for the PLL. If the
VCO/VCXO frequency exceeds maximum frequency of the
output(s) being used, an appropriate divide ratio must be set in
the corresponding divider(s) in the Distribution Section. Some
power can be saved by shutting off unused functions, as well as
by powering down any unused clock channels (see the Register
Map and Description section).
R
N
PFD
STATUS
CHARGE
PUMP
LVPECL
DIVIDE
LVPECL
DIVIDE
LVPECL
DIVIDE
LVDS/CMOS
DIVIDE
LVDS/CMOS
DIVIDE
ΔT
FUNCTION
VREF
AD9511
PLL
REF
CLK1
CLK2
REFERENCE
INPUT
REFIN
LOOP
FILTER
VCXO,
VCO
CLOCK
OUTPUTS
SERIAL
PORT
Figure 30. PLL and Clock Distribution Mode
CLOCK DISTRIBUTION ONLY
It is possible to use only the distribution section whenever the
PLL section is not needed. Some power can be saved by
shutting the PLL block off, as well as by powering down any
unused clock channels (see the Register Map Description
section).
In distribution mode, both the CLK1 and CLK2 inputs are
available for distribution to outputs via a low jitter multiplexer
(mux).
R
N
PFD
STATUS
CHARGE
PUMP
LVPECL
DIVIDE
LVPECL
DIVIDE
LVPECL
DIVIDE
LVDS/CMOS
DIVIDE
LVDS/CMOS
DIVIDE
ΔT
FUNCTION
VREF
AD9511
PLL
REF
CLK1
CLK2
CLOCK
INPUT 1
REFIN
CLOCK
INPUT 2
CLOCK
OUTPUTS
SERIAL
PORT
Figure 31. Clock Distribution Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com