数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9511-VCO/PCB 数据表(PDF) 51 Page - Analog Devices

部件名 AD9511-VCO/PCB
功能描述  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9511-VCO/PCB 数据表(HTML) 51 Page - Analog Devices

Back Button AD9511-VCO/PCB Datasheet HTML 47Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 48Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 49Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 50Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 51Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 52Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 53Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 54Page - Analog Devices AD9511-VCO/PCB Datasheet HTML 55Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 60 page
background image
AD9511
Rev. A | Page 51 of 60
Reg.
Addr.
(Hex)
Bit(s) Name
Description
Output Level
LVPECL
OUT0
(OUT1)
(OUT2)
Output Single-Ended Voltage Levels for LVPECL Outputs.
3D (3E) (3F) <3:2>
<3>
<2>
Output Voltage (mV)
0
0
490
0
1
330
1
0
805 (Default)
1
1
650
3D (3E) (3F) <7:4>
Not Used
40 (41)
<0>
Power-Down
LVDS/CMOS
OUT3
(OUT4)
Power-Down Bit for Both Output and LVDS Driver.
0 = LVDS/CMOS on (Default).
1 = LVDS/CMOS Power-Down.
Output Current
Level
LVDS
OUT3
(OUT4)
40 (41)
<2:1>
<2>
<1>
Current (mA)
Termination (Ω)
0
0
1.75
100
0
1
3.5 (Default)
100
1
0
5.25
50
1
1
7
50
40 (41)
<3>
LVDS/CMOS
Select
OUT3
(OUT4)
0 = LVDS (Default).
1 = CMOS.
40 (41)
<4>
Inverted CMOS
Driver
OUT3
(OUT4)
Affects Output Only when in CMOS Mode.
0 = Disable Inverted CMOS Driver (Default).
1 = Enable Inverted CMOS Driver.
40 (41)
<7:5>
Not Used.
42 (43) (44) <7:0>
Not Used.
45
<0>
Clock Select
0: CLK2 Drives Distribution Section.
1: CLK1 Drives Distribution Section (Default).
45
<1>
CLK1 Power-Down 1 = CLK1 Input Is Powered Down (Default = 0b).
45
<2>
CLK2 Power-Down 1 = CLK2 Input Is Powered Down (Default = 0b).
45
<3>
Prescaler Clock
Power-Down
1 = Shut Down Clock Signal to PLL Prescaler (Default = 0b).
45
<4>
REFIN Power-
Down
1 = Power-Down REFIN (Default = 0b).
45
<5>
All Clock Inputs
Power-Down
1 = Power-Down CLK1 and CLK2 Inputs and Associated Bias and Internal Clock Tree;
(Default = 0b).
45
<7:6>
Not Used.
46 (47)
(48) (49)
<7:0>
Not Used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com