S29CD032J datasheet(67/76 Pages) SPANSION

67 / 76 page

September 27, 2006 S29CD-J_CL-J_00_B1

S29CD-J & S29CL-J Flash Family

Da ta

Shee t

(Prelim i nar y )

18.8

Erase and Programming Performance

Notes

1. Typical program and erase times assume the following conditions: 25

°C, 2.5 V V

CC, 100K cycles. Additionally, programming typicals assume checkerboard

pattern.

2. Under worst case conditions of 145°C, VCC = 2.5 V, 1M cycles.

3. The typical chip programming time is considerably less than the maximum chip programming time listed.

4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.

5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 20.1 and Table 20.2 for further

information on command definitions.

6. PPBs have a program/erase cycle endurance of 100 cycles.

7. Guaranteed cycles per sector is 100K minimum.

18.9

Latchup Characteristics

Note

Includes all pins except VCC. Test conditions: VCC = 3.0 V, one pin at a time.

18.10 PQFP and Fortified BGA Pin Capacitance

Notes

1. Sampled, not 100% tested.

2. Test conditions TA = 25°C, f = 1.0 MHz.

Table 18.7 Erase and Programming Performance

Parameter

Typ

(Note 1)

Max

(Note 2)

Unit

Comments

Sector Erase Time

0.5

Excludes 00h programming prior to erasure

(Note 4)

Chip Erase Time

16 Mb = 46

32 Mb = 78

16 Mb = 230

32 Mb = 460

Double Word Program Time

130

µs

Excludes system level overhead (Note 5)

Accelerated Double Word Program Time

130

µs

Accelerated Chip Program Time

16 Mb = 5

32 Mb = 10

16 Mb = 50

32 Mb = 100

Chip Program Time, x32 (Note 3)

16 Mb = 12

32 Mb = 24

16 Mb = 120

32 Mb = 240

Table 18.8 Latchup Characteristics

Description

Min

Max

Input voltage with respect to VSS on all pins except I/O pins (including A9, ACC, and WP#)

–1.0 V

12.5 V

Input voltage with respect to VSS on all I/O pins

–1.0 V

VCC + 1.0 V

VCC Current

–100 mA

+100 mA

Table 18.9 PQFP and Fortified BGA Pin Capacitance

Parameter Symbol

Parameter Description

Test Setup

Typ

Max

Unit

CIN

Input Capacitance

VIN = 0

7.5

COUT

Output Capacitance

VOUT = 0

8.5

CIN2

Control Pin Capacitance

VIN = 0

7.5

S29CD032J 数据表(PDF) 67 Page - SPANSION

S29CD032J 数据表(HTML) 67 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载