数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADP1821ARQZ-R7 数据表(PDF) 3 Page - Analog Devices

部件名 ADP1821ARQZ-R7
功能描述  Step-Down DC-to-DC Controller
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1821ARQZ-R7 数据表(HTML) 3 Page - Analog Devices

  ADP1821ARQZ-R7 Datasheet HTML 1Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 2Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 3Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 4Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 5Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 6Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 7Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 8Page - Analog Devices ADP1821ARQZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 24 page
background image
ADP1821
Rev. B | Page 3 of 24
SPECIFICATIONS
VVCC = VPVCC = V
SHDN = VFREQ = 5 V, SYNC = GND. All limits at temperature extremes are guaranteed via correlation using standard
statistical quality control (SQC). TA = −40°C to +85°C, unless otherwise specified.
Table 1.
Parameter
Conditions
Min
Typ
Max
Unit
POWER SUPPLY
Input Voltage
3.0
5.5
V
Undervoltage Lockout Threshold
VVCC rising
2.5
2.7
2.9
V
Undervoltage Lockout Hysteresis
VVCC
0.1
V
Quiescent Current
IVCC + IVCC, not switching
1
2
mA
Shutdown Current
SHDN = GND
10
μA
Power Stage Supply Voltage
1.0
24
V
ERROR AMPLIFIER
FB Regulation Voltage
594
600
606
mV
FB Input Bias Current
–100
+1
+100
nA
Error Amplifier Open-Loop Voltage Gain
70
dB
COMP Output Sink Current
600
μA
COMP Output Source Current
110
μA
COMP Clamp High Voltage
2.4
V
COMP Clamp Low Voltage
0.75
V
PWM CONTROLLER
PWM Peak Ramp Voltage
1.25
V
DL Minimum On-Time
FREQ = VCC (300 kHz)
140
170
200
ns
DH Maximum Duty Cycle
FREQ = GND (300 kHz)
85
90
%
DH Minimum Duty Cycle
FREQ = GND (300 kHz)
1
3
%
SOFT START
SS Pull-Up Resistance
SS = GND
95
kΩ
SS Pull-Down Resistance
VSS = 0.6 V
1.65
2.5
4.2
kΩ
OSCILLATOR
Oscillator Frequency
FREQ = GND
250
310
375
kHz
FREQ = VCC
470
570
720
kHz
Synchronization Range
FREQ = GND
300
600
kHz
FREQ = VCC
600
1200
kHz
SYNC Minimum Pulse Width
80
ns
CURRENT SENSE
CSL Threshold Voltage
Relative to PGND
−30
0
+30
mV
CSL Output Current
VCSL = 0 V
42
50
54
μA
Current Sense Blanking Period
160
ns
GATE DRIVERS
DH Rise Time
CGATE = 3 nF, VDH = VIN, VBST − VSW = 5 V
16
ns
DH Fall Time
CGATE = 3 nF, VDH = VIN, VBST − VSW = 5 V
12
ns
DL Rise Time
CGATE = 3 nF, VDL = VIN
19
ns
DL Fall Time
CGATE = 3 nF, VDL = 0 V
13
ns
DL Low to DH High Dead Time
33
ns
DH Low to DL High Dead Time
42
ns
LOGIC THRESHOLDS (SHDN, SYNC, FREQ)
SHDN, SYNC, FREQ Input High Voltage
VVCC = 3.0 V to 5.5 V
2.0
V
SHDN, SYNC, FREQ Input Low Voltage
VVCC = 3.0 V to 5.5 V
0.8
V
SYNC, FREQ Input Leakage Current
SYNC = FREQ = GND
0.1
1
μA
SHDN Pull-Down Resistance
100
kΩ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com